Current-mode logic

Known as: Current-switching logic, CML, Source-coupled logic 
Current mode logic (CML), or source-coupled logic (SCL), is a differential digital logic family intended to transmit data at speeds between 312.5… (More)
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2013
2013
In this paper, a new low-voltage MOS current mode logic (MCML) multiplexer based on the triple-tail cell concept is proposed. An… (More)
Is this relevant?
2011
2011
We introduce a new logic style called Pseudo-Static Current Mode Logic (PSCML), which aims to alleviate the power consumption and… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
Is this relevant?
Highly Cited
2006
Highly Cited
2006
What do you do to start reading model and design of bipolar and mos current mode logic cml ecl and scl digital circuits… (More)
  • figure 1.1
  • figure 1.2
  • figure 1.3
  • figure 1.4
  • figure 1.5
Is this relevant?
2006
2006
This paper introduces a new high-speed CMOS logic family called distributed current mode logic (DCML). This architecture is a… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2005
Highly Cited
2005
The interest in MOS current-mode logic (MCML) is increasing because of its ability to dissipate less power than conventional CMOS… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 6
Is this relevant?
Highly Cited
2001
Highly Cited
2001
This paper introduces a new reduced swing logic style called dynamic current mode logic (DyCML) that reduces both gate and… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2000
Highly Cited
2000
In this work, MOS Current Mode Logic (MCML) is analyzed for application to low power, mixed signal environments. A small MCML… (More)
  • figure 1
  • figure 2
  • figure 4
  • figure 3
  • figure 6
Is this relevant?
1989
1989
A closed-form solution to finding the optimum signal swing for CML (current-mode logic) is illustrated, based on a few parameters… (More)
  • figure A.1
  • figure A.2
  • figure B.1
  • figure B.2
  • figure B.3
Is this relevant?
1984
1984
The use of down and up transistors to form nonsaturating and merged current mode logic resulting in a power-delay product of 0… (More)
  • figure 2
  • figure 1
  • figure 3
  • figure 6
Is this relevant?
1982
1982
Current mode logic (CML) is used to obtain NMOS VLSI logic gates with nanosecond delays at a speed power product of 1.5 pJ. The… (More)
  • figure 6
  • figure 7
  • figure 1
  • figure 2
  • figure 4
Is this relevant?