Skip to search formSkip to main contentSkip to account menu

Current-mode logic

Known as: Current-switching logic, CML, Source-coupled logic 
Current mode logic (CML), or source-coupled logic (SCL), is a differential digital logic family intended to transmit data at speeds between 312.5… 
Wikipedia (opens in a new tab)

Related topics

Related topics

13 relations
CMOSDifferential signalingDigital Visual InterfaceDigital data

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2009
Highly Cited
2009
Applications of 40-Gb/s Chirp-Managed Laser in Access and Metro Networks
We investigate 40-Gb/s cost-efficient transmitter for access and metro networks. This 40-Gb/s transmitter comprises a standard… 
Review
2009
Review
2009
Journals for Computer-Mediated Learning: Publications of Value for the Online Educator
In contrast with traditional academic disciplines, online educators do not have a generally accepted list of scholarly journals… 
2007
2007
Ultra low power subthreshold MOS current mode logic circuits using a novel load device concept
This article presents a novel and robust approach for implementing ultra-low power MOS current mode logic (MCML) circuits. To… 
2006
2006
Application and uses of CML within the eMinerals project
Within the eMinerals project we have been making increasing use of CML (the Chemical Markup Language) for the representation of… 
Highly Cited
2003
Highly Cited
2003
Design strategies for source coupled logic gates
In this paper, a strategy for the design of source-coupled logic (SCL) gates both with and without an output buffer is proposed… 
1995
1995
Delay components of a current mode logic circuit and their current dependency
  • Y. Harada
  • IEEE J. Solid State Circuits
  • 1995
  • Corpus ID: 62738795
The delay of a CML circuit can be described in terms of the delay elements of a bipolar transistor such as junction capacitors C… 
1991
1991
Current-mode logic techniques for CMOS mixed-mode ASICs
Current-steering logic (CSL) has been developed especially for high-precision, high-speed, mixed-mode application-specific… 
1989
1989
DC analysis of current mode logic
  • R.L. Treadway
  • IEEE Circuits and Devices Magazine
  • 1989
  • Corpus ID: 25261382
A closed-form solution to finding the optimum signal swing for CML (current-mode logic) is illustrated, based on a few parameters… 
1982
1982
Nanosecond NMOS VLSI current mode logic
Current mode logic (CML) is used to obtain NMOS VLSI logic gates with nanosecond delays at a speed power product of 1.5 pJ. The… 
1975
1975
Agar culture studies in CML and blastic transformation.
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)