# Current-mode logic

## Papers overview

Semantic Scholar uses AI to extract papers important to this topic.

2013

2013

- 2013

In this paper, a new low-voltage MOS current mode logic (MCML) multiplexer based on the triple-tail cell concept is proposed. An… (More)

Is this relevant?

2011

2011

- 18th IEEE International Conference on Electronics…
- 2011

We introduce a new logic style called Pseudo-Static Current Mode Logic (PSCML), which aims to alleviate the power consumption and… (More)

Is this relevant?

Highly Cited

2006

Highly Cited

2006

- 2006

What do you do to start reading model and design of bipolar and mos current mode logic cml ecl and scl digital circuits… (More)

Is this relevant?

2006

2006

- IEEE North-East Workshop on Circuits and Systems
- 2006

This paper introduces a new high-speed CMOS logic family called distributed current mode logic (DCML). This architecture is a… (More)

Is this relevant?

Highly Cited

2005

Highly Cited

2005

- IEEE Transactions on Very Large Scale Integration…
- 2005

The interest in MOS current-mode logic (MCML) is increasing because of its ability to dissipate less power than conventional CMOS… (More)

Is this relevant?

Highly Cited

2001

Highly Cited

2001

- 2001

This paper introduces a new reduced swing logic style called dynamic current mode logic (DyCML) that reduces both gate and… (More)

Is this relevant?

Highly Cited

2000

Highly Cited

2000

- ISLPED
- 2000

In this work, MOS Current Mode Logic (MCML) is analyzed for application to low power, mixed signal environments. A small MCML… (More)

Is this relevant?

1989

1989

- IEEE Circuits and Devices Magazine
- 1989

A closed-form solution to finding the optimum signal swing for CML (current-mode logic) is illustrated, based on a few parameters… (More)

Is this relevant?

1984

1984

- IEEE International Solid-State Circuits…
- 1984

The use of down and up transistors to form nonsaturating and merged current mode logic resulting in a power-delay product of 0… (More)

Is this relevant?

1982

1982

- IEEE Transactions on Electron Devices
- 1982

Current mode logic (CML) is used to obtain NMOS VLSI logic gates with nanosecond delays at a speed power product of 1.5 pJ. The… (More)

Is this relevant?