Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 228,365,854 papers from all fields of science
Search
Sign In
Create Free Account
CoDel
Known as:
Controlled Delay
In network routing, CoDel (pronounced "coddle") for controlled delay is a scheduling algorithm for the network scheduler developed by Van Jacobson…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
17 relations
Active queue management
Bufferbloat
Data buffer
Explicit Congestion Notification
Expand
Broader (1)
Network performance
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2008
2008
A Multiphase-Output Delay-Locked Loop With a Novel Start-Controlled Phase/Frequency Detector
R. Chang
,
Hou-Ming Chen
,
Po-Jen Huang
IEEE Transactions on Circuits and Systems Part 1…
2008
Corpus ID: 22082546
This paper presents a multiphase-output delay-locked loop (MODLL). The proposed phase/frequency detector (PFD) utilizes a new…
Expand
2007
2007
Timing-driven row-based power gating
A. Sathanur
,
A. Pullini
,
L. Benini
,
A. Macii
,
E. Macii
,
M. Poncino
Proceedings of the international symposium on…
2007
Corpus ID: 17409210
In this paper we focus on leakage reduction through automatic insertion of sleep transistors using a row-based granularity. In…
Expand
2006
2006
A Tunable CMOS UWB Pulse Generator
Hyunseok Kim
,
Y. Joo
,
Sungyong Jung
IEEE International Conference on Ultra-Wideband
2006
Corpus ID: 21155905
A tunable ultra-wideband (UWB) pulse generator is designed and simulated with standard 0.18 mum CMOS technology. By using a…
Expand
2004
2004
A 66-333-MHz 12-mW register-controlled DLL with a single delay line and adaptive-duty-cycle clock dividers for production DDR SDRAMs
Y. Jeon
,
J. Lee
,
+4 authors
Hong-June Park
IEEE Journal of Solid-State Circuits
2004
Corpus ID: 45190075
The conventional register-controlled delay locked loop (RCDLL) with a single delay line requires a complex logic circuit…
Expand
2003
2003
An 8-bit 100-MHz CMOS linear interpolation DAC
Yijun Zhou
,
Jiren Yuan
IEEE J. Solid State Circuits
2003
Corpus ID: 61824621
An 8-bit 100-MHz CMOS linear interpolation digital-to-analog converter (DAC) is presented. It applies a time-interleaved…
Expand
Highly Cited
2001
Highly Cited
2001
A dual-loop delay-locked loop using multiple voltage-controlled delay lines
Yeon-Jae Jung
,
Seungwooi Lee
,
Daeyun Shim
,
Wonchan Kim
,
Changhyun Kim
,
Sooin Cho
IEEE J. Solid State Circuits
2001
Corpus ID: 16989906
This paper describes a dual-loop delay-locked loop (DLL) which overcomes the problem of a limited delay range by using multiple…
Expand
2001
2001
An 8-Bit, 100-MHz low glitch interpolation DAC
Yijun Zhou
,
Jiren Yuan
ISCAS . The IEEE International Symposium on…
2001
Corpus ID: 12923139
This paper describes an 8-Bit, 100-MHz current steering CMOS low glitch interpolation digital to analog converter (DAC). It…
Expand
Highly Cited
1994
Highly Cited
1994
An integrated 16-channel CMOS time to digital converter
C. Ljuslin
,
J. Christiansen
,
A. Marchioro
,
O. Klingsheim
1994
Corpus ID: 61921441
An integrated 16-channel Time to Digital Converter (TDC) for use in the NA48 experiment at CERN has been developed in a 1 /spl mu…
Expand
1993
1993
Irreducible Error Performance of a Digital Portable Communication System in a Controlled Time-Dispersion Indoor Channel
I. Crohn
,
G. Schultes
,
R. Gahleitner
,
E. Bonek
IEEE J. Sel. Areas Commun.
1993
Corpus ID: 12187123
The authors investigated experimentally, analytically, and by simulation the irreducible errors such as error floor for high…
Expand
Highly Cited
1983
Highly Cited
1983
Calculating te maximum mean data rate in local area networks
B. Stuck
Computer
1983
Corpus ID: 21016336
In February 1980 a group of people met in San Francisco, CA, USA, to form Project 802: Local Area Network Standards, sponsored by…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE