Skip to search formSkip to main contentSkip to account menu

CoDel

Known as: Controlled Delay 
In network routing, CoDel (pronounced "coddle") for controlled delay is a scheduling algorithm for the network scheduler developed by Van Jacobson… 
Wikipedia (opens in a new tab)

Related topics

Related topics

17 relations
Active queue managementBufferbloatData bufferExplicit Congestion Notification

Broader (1)

Network performance

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2017
2017
A 14-Bit, 1-ps resolution, two-step ring and 2D Vernier TDC in 130nm CMOS technology
This paper presents a time-to-digital (TDC) design with large detectable range and fine resolution, combining a ring TDC with a 2… 
2008
2008
A Multiphase-Output Delay-Locked Loop With a Novel Start-Controlled Phase/Frequency Detector
This paper presents a multiphase-output delay-locked loop (MODLL). The proposed phase/frequency detector (PFD) utilizes a new… 
2007
2007
Timing-driven row-based power gating
In this paper we focus on leakage reduction through automatic insertion of sleep transistors using a row-based granularity. In… 
2003
2003
An 8-bit 100-MHz CMOS linear interpolation DAC
An 8-bit 100-MHz CMOS linear interpolation digital-to-analog converter (DAC) is presented. It applies a time-interleaved… 
Highly Cited
2002
Highly Cited
2002
Low-jitter clock multiplication: a comparison between PLLs and DLLs
This paper shows that, for a given power budget, a practical phase-locked loop (PLL)-based clock multiplier generates less jitter… 
Highly Cited
2001
Highly Cited
2001
A dual-loop delay-locked loop using multiple voltage-controlled delay lines
This paper describes a dual-loop delay-locked loop (DLL) which overcomes the problem of a limited delay range by using multiple… 
2001
2001
An 8-Bit, 100-MHz low glitch interpolation DAC
This paper describes an 8-Bit, 100-MHz current steering CMOS low glitch interpolation digital to analog converter (DAC). It… 
Highly Cited
1997
Highly Cited
1997
A 256 Mb SDRAM using a register-controlled digital DLL
This 256 Mb synchronous DRAM with 1 ns clock access is stable against temperature, voltage, and process variation by use of an… 
1993
1993
Irreducible Error Performance of a Digital Portable Communication System in a Controlled Time-Dispersion Indoor Channel
The authors investigated experimentally, analytically, and by simulation the irreducible errors such as error floor for high… 
Highly Cited
1983
Highly Cited
1983
Calculating te maximum mean data rate in local area networks
In February 1980 a group of people met in San Francisco, CA, USA, to form Project 802: Local Area Network Standards, sponsored by… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)