Clos network

Known as: Clos, Beneš network, Benes network 
In the field of telecommunications, a Clos network is a kind of multistage circuit switching network, first formalized by Charles Clos in 1952, which… (More)
Wikipedia

Topic mentions per year

Topic mentions per year

1972-2017
010203019722017

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2015
Highly Cited
2015
We present our approach for overcoming the cost, operational complexity, and limited scale endemic to datacenter networks a… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table 1
Is this relevant?
2011
2011
Buffered Clos-network switch, also referred as memory-memory-memory (MMM) Clos-network switch, is an alternative to single-stage… (More)
  • table I
  • figure 1
  • figure 3
  • figure 2
  • figure 4
Is this relevant?
2011
2011
Many high-radix network-on-chip (NoC) topologies have been proposed to improve network performance with an ever-growing number of… (More)
  • figure 3
  • figure 6
  • figure 7
  • figure 9
  • figure 9
Is this relevant?
2010
2010
Many high-radix Network-on-Chip (NOC) topologies have been proposed to improve network performance with an ever-growing number of… (More)
  • figure 1
  • figure 2
  • figure 3
  • table I
  • figure 5
Is this relevant?
Highly Cited
2010
Highly Cited
2010
Numerous studies have shown that datacenter computers rarely operate at full utilization, leading to a number of proposals for… (More)
  • figure 1
  • figure 2
  • figure 3
  • table 1
  • figure 4
Is this relevant?
Highly Cited
2009
Highly Cited
2009
Future manycore processors will require energy-efficient, high-throughput on-chip networks. Silicon-photonics is a promising new… (More)
  • figure 2
  • table 1
  • table 2
  • figure 3
  • table 3
Is this relevant?
Highly Cited
2006
Highly Cited
2006
This paper describes the radix-64 folded-Clos network of the Cray BlackWidow scalable vector multiprocessor. We describe the… (More)
  • figure 1
  • figure 3
  • figure 2
  • figure 4
  • figure 5
Is this relevant?
2006
2006
Recent increase in the pin bandwidth of integrated-circuits has motivated an increase in the degree or radix of interconnection… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2005
2005
A Clos-network architecture is an attractive alternative for constructing scalable packet switches because of its distributed and… (More)
  • figure 2
  • figure 1
  • table I
  • figure 3
Is this relevant?
Highly Cited
2002
Highly Cited
2002
A Clos-network switch architecture is attractive because of its scalability. Previously proposed implementable dispatching… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?