Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Clock network

Known as: Clock strata, Clock stratum, Clock system 
A clock network or clock system is a set of synchronized clocks designed to always show exactly the same time by communicating with each other. Clock… Expand
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2014
Highly Cited
2014
In the last years several theoretical papers discussed if time can be an emergent property deriving from quantum correlations… Expand
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2012
2012
The recently proposed Nanomagnet-based logic (NML) represents an innovative way to assemble electronic logic circuits. The low… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2009
Highly Cited
2009
A significant fraction of the total power in highly synchronous systems is dissipated over clock networks. Hence, low-power… Expand
  • figure 1
  • figure 2
  • figure 4
  • figure 3
  • figure 5
Is this relevant?
Highly Cited
2009
Highly Cited
2009
We demonstrate the use of a fiber-based femtosecond laser locked onto an ultrastable optical cavity to generate a low-noise… Expand
  • figure 2
  • figure 1
  • figure 3
Is this relevant?
Highly Cited
2009
Highly Cited
2009
Clock network synthesis (CNS) is one of the most important design challenges in high performance synchronized VLSI designs… Expand
  • table 1
Is this relevant?
Highly Cited
2006
Highly Cited
2006
An Itanium Architecture microprocessor in 90-nm CMOS with 1.7B transistors implements a dynamically-variable-frequency clock… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2002
2002
To debug a digital chip with a scan-based debug methodology, the chip is stopped at a certain point in time in the application… Expand
  • figure 2
  • figure 1
  • figure 5
  • figure 5
  • figure 6
Is this relevant?
Highly Cited
2000
Highly Cited
2000
A global clock distribution strategy implemented on several microprocessor chips is described. The clock network consists of… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 5
  • figure 4
Is this relevant?
Highly Cited
1998
Highly Cited
1998
A reduced clock-swing flip-flop (RCSFF) is proposed, which is composed of a reduced swing clock driver and a special flip-flop… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
1998
Highly Cited
1998
Clock distribution has become an increasingly challenging problem for VLSI designs, consuming an increasing fraction of resources… Expand
  • figure 1
  • figure 4
  • figure 2
  • figure 7
  • figure 8
Is this relevant?