Skip to search formSkip to main contentSkip to account menu

Clock feedthrough

In analog electronics, Clock feedthrough is the result of the coupling between control signals on the analog switch and analog signal passing through… 
Wikipedia (opens in a new tab)

Related topics

Related topics

2 relations
Shallow trench isolationSubstrate coupling

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2010
2010
Charge Injection and Clock Feedthrough
CHARGE INJECTION AND CLOCK FEEDTHROUGH by Jonathan Yu Turning off a transistor introduces an error voltage in switched-capacitor… 
2005
2005
Clock-Feedthrough Cancellation with Compensation Circuit for Switched-Current Systems
A novel switched-current memory cell is presented. The proposed circuit with compensation can effectively achieve the clock… 
2002
2002
A CMOS Miller hold capacitance sample-and-hold circuit to reduce charge sharing effect and clock feedthrough
A technique using Miller capacitance in the sample-and-hold (S/H) circuit is introduced in this paper to reduce the charge… 
1998
1998
Testing digital to analog converters based on oscillation-test strategy using sigma-delta modulation
This paper presents a new built-in self test technique for digital to analog converters (DAC). The technique consists of… 
1997
1997
Complete Clock-Feedthrough Cancellation in Switched-Current Circuits by Combining the Replica Technique and the N-step Principle
This paper begins with an analysis of the charge injectionerror in the second-generation current memory cell. By combiningthe… 
1997
1997
Clock-Feedthrough Compensated First-Generation SI Circuits and Systems
In this paper we discuss the clock-feedthrough problemin switched-current circuits. We present a clock-feedthroughcompensated… 
1995
1995
A new clock-feedthrough cancellation method for second-generation switched-current circuits
In second-generation switched-current circuits, the effect of charge injection, which manifests itself as clock-feedthrough… 
1995
1995
Precise CMOS current sample/hold circuits using differential clock feedthrough attenuation techniques
New CMOS current sample/hold (CSH) circuits capable of overcoming the accuracy limitations in conventional circuits without… 
1994
1994
Configurable CMOS multiplier/divider circuits for analog VLSI
The design of five simple CMOS opamp based multipler/divider circuits is presented. Each two opamp and six MOSFET transistor… 
1990
1990
Effective clock-feedthrough reduction in switched capacitor circuits
Techniques for the suppression of clock-feedthrough errors in CMOS switched capacitor circuits, such as differential, quasi… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)