Skip to search formSkip to main contentSkip to account menu

Clipper architecture

Known as: Fairchild Clipper, Intergraph Clipper 
The Clipper architecture is a 32-bit RISC-like instruction set architecture designed by Fairchild Semiconductor. The architecture never enjoyed much… 
Wikipedia (opens in a new tab)

Related topics

Related topics

14 relations
CPU cacheComputerHLH OrionHistory of Microsoft Windows

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2003
2003
IAC-02-U.5.01 APPLICATION OF THE ABBREVIATED TECHNOLOGY IDENTIFICATION, EVALUATION, AND SELECTION (ATIES) METHODOLOGY TO A MARS ORBIT BASING (MOB) SOLAR CLIPPER ARCHITECTURE
Strategic decision makers, constrained by limited research budgets, need methods for prioritization of advanced space… 
1994
1994
A CMOS circuit for real-time chip temperature measurement
The usual way to measure chip temperature is to measure the forward voltage, V/sub f/, of the temperature-characterized on-chip… 
Review
1988
Review
1988
Book Review: Fairchild Clipper: 32-Bit Microprocessor User's Manual
Fairchild Clipper: 32-bit Microprocessor User's Manual (Prentice-Hall, 1987,457 pp., £19.10) This manual provides comprehensive… 
1987
1987
Introduction to the Clipper Architecture
This 32-bit, three-chip module combines RISC and CISC features with mainframe-style cache and three-phase pipeline designs. 
1987
1987
The Fairchild clipper
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)