Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 237,818,716 papers from all fields of science
Search
Sign In
Create Free Account
Base address
Known as:
Base addresses
In computing, a base address is an address serving as a reference point ("base") for other addresses. In computers using relative addressing scheme…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
13 relations
32-bit
Apollo Guidance Computer
Bit field
Index register
Expand
Broader (1)
Computer memory
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2015
2015
Global offset table protection method based on address randomness and segment isolation
Jian Lin
,
Yu-dong Guo
,
+4 authors
Y. Man
2015
Corpus ID: 215831037
The invention relates to a global offset table protection method based on address randomness and segment isolation. The global…
Expand
2015
2015
Symbolic execution for BIOS security 1
Oleksandr Bazhaniuk
,
John Loucaides
,
Lee Rosenbaum
,
M. Tuttle
,
Vincent Zimmer
2015
Corpus ID: 15669043
We are building a tool that uses symbolic execution to search for BIOS security vulnerabilities including dangerous memory…
Expand
2013
2013
Mixed Address Translation
M.K.格施温德
,
A.J.拜贝尔
2013
Corpus ID: 140275995
Example relates to address translation mixture. One aspect of the invention comprises: receiving a first address, the first…
Expand
2009
2009
MEMTRACE: a memory, performance and energy profiler targeting RISC-based embedded systems for data intensive applications
Heiko Hübert
2009
Corpus ID: 10670052
The design of embedded hardware/software systems is often subject to strict requirements concerning various aspects, including…
Expand
2008
2008
Addresses as an infrastructure component - Danish experiences and perspectives
Morten Lind
2008
Corpus ID: 107301270
Based on experiences from the development of the address system in Denmark, the paper discusses the benefits and disadvantages…
Expand
2007
2007
Kernel Support for Redundant Execution on Multiprocessor Systems
Ian J. Sin
,
K. Wong
2007
Corpus ID: 51152033
An earring clasp that consists of a resilient looped ear wire with two ends coming together to a nearly abutting position. A bead…
Expand
2005
2005
Exploiting base address locality in low power data cache design
Zhang Yu-hong
2005
Corpus ID: 63569989
To decrease the power of RISC processor data cache where load/store addressing modes dominated by displacement addressing mode…
Expand
Review
1997
Review
1997
Design Methodologies for Core-Based FPGA Designs
J. Case
,
Nupur Gupta
,
J. Mittal
1997
Corpus ID: 57738971
The adoption of design re-use has resulted in the availability of a variety of implementation options. Each option in turn offers…
Expand
1995
1995
Technical Notes: Bidirectional Serial-to-Parallel Converter for Data Acquisition and Control
S. Drummond
,
S. Birrell
,
K. Sudduth
1995
Corpus ID: 62710072
A bidirectional serial-to-parallel converter was created to allow collection of serial data through the parallel port on a…
Expand
1988
1988
Add-and-Lambda II: Eliminating Busy Waits by
M. Harrison
1988
Corpus ID: 59826521
This paper describes a further extension of the combining fetch-and-add used in shared memory multiprocessors such as the NYU…
Expand