Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Verilog

Known as: IEEE 1364, .v, Verilog 95 
Verilog, standardized as IEEE 1364, is a hardware description language (HDL) used to model electronic systems. It is most commonly used in the design… Expand
Wikipedia

Related topics

Related topics

50 relations
ARM architectureApplication-specific integrated circuitAtmel AVRBit array
Expand

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Review
2019
Review
2019
The P4->NetFPGA Workflow for Line-Rate Packet Processing
P4 has emerged as the de facto standard language for describing how network packets should be processed, and is becoming widely… Expand
  • figure 1
  • table 1
  • figure 2
  • figure 3
  • figure 4
Highly Cited
2012
Highly Cited
2012
The VTR project: architecture and CAD for FPGAs from verilog to routing
To facilitate the development of future FPGA architectures and CAD tools -- both embedded programmable fabrics and pure-play… Expand
  • figure 2
  • figure 3
  • figure 5
  • figure 6
  • table 1
Highly Cited
2010
Highly Cited
2010
Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research
In this work, we present Odin II, a framework for Verilog Hardware Description Language (HDL) synthesis that allows researchers… Expand
  • figure 1
  • figure 2
  • figure 3
  • table I
  • table II
Highly Cited
2005
Highly Cited
2005
VHDL-AMS and Verilog-AMS as alternative hardware description languages for efficient modeling of multidiscipline systems
This paper focuses on commonalities and differences between the two mixed-signal hardware description languages, VHDL-AMS and… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Highly Cited
2004
Highly Cited
2004
The designer's guide to Verilog-AMS
The Designer's Guide to Verilog-AMS presents Verilog-AMS, the new analog and mixed-signal extensions to the widely used Verilog… Expand
Highly Cited
2004
Highly Cited
2004
Bluespec System Verilog: efficient, correct RTL from high level specifications
  • R. Nikhil
  • Proceedings. Second ACM and IEEE International…
  • 2004
    • Corpus ID: 5196158
Bluespec System Verilog is an EDL toolset for ASIC and FPGA design offering significantly higher productivity via a radically… Expand
Highly Cited
2003
Highly Cited
2003
Behavioral consistency of C and Verilog programs using bounded model checking
We present an algorithm that checks behavioral consistency between an ANSI-C program and a circuit given in Verilog using Bounded… Expand
  • figure 2
  • figure 1
Highly Cited
2000
Highly Cited
2000
From LCF to HOL: a short history
  • M. Gordon
  • Proof, Language, and Interaction
  • 2000
    • Corpus ID: 2734248
The original LCF system was a proof-checking program developed at Stanford University by Robin Milner in 1972. Descendents of LCF… Expand
Highly Cited
1996
Highly Cited
1996
Talisman: commodity realtime 3D graphics for the PC
A new 3D graphics and multimedia hardware architecture, cod named Talisman, is described which exploits both spatial and temporal… Expand
Highly Cited
1967
Highly Cited
1967
An inequality with applications to statistical estimation for probabilistic functions of Markov processes and to a model for ecology
1. Summary. The object of this note is to prove the theorem below and sketch two applications, one to statistical estimation for… Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy, Terms of Service, and Dataset License
ACCEPT & CONTINUE