Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 227,741,291 papers from all fields of science
Search
Sign In
Create Free Account
Verilog
Known as:
IEEE 1364
, .v
, Verilog 95
Expand
Verilog, standardized as IEEE 1364, is a hardware description language (HDL) used to model electronic systems. It is most commonly used in the design…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
50 relations
ARM architecture
Application-specific integrated circuit
Atmel AVR
Bit array
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2013
Highly Cited
2013
Impairment-aware optical network virtualization in single-line-rate and mixed-line-rate WDM networks
S. Peng
,
R. Nejabati
,
D. Simeonidou
IEEE\/OSA Journal of Optical Communications and…
2013
Corpus ID: 18525631
Optical network virtualization enables network operators to compose and operate multiple independent and application-specific…
Expand
2010
2010
Performance Evaluation Of Different Adaptive Filters For ECG Signal Processing
Sachin Singh
2010
Corpus ID: 3260018
One of the main problem in biomedical data processing like electrocardiography is the separation of the wanted signal from noises…
Expand
2009
2009
Distributed Optical Control Plane Architectures for Handling Transmission Impairments in Transparent Optical Networks
E. Salvadori
,
Y. Ye
,
+7 authors
D. L. Fauci
Journal of Lightwave Technology
2009
Corpus ID: 23463383
Transmission impairments in wavelength-division- multiplexing (WDM) transparent optical networks accumulate along an optical path…
Expand
2007
2007
Investigation study for technological application of alternative methods for the energy exploitation of biomass/agricultural residues in Northern Greece
A. Zabaniotou
,
K. V. Skoulou
,
S. G. Koufodimos
,
C. Samaras
2007
Corpus ID: 53442510
Biomass energy potential is addressed to be the most promising among the renewable energy sources, due to its spread and…
Expand
2005
2005
System level power and performance modeling of GALS point-to-point communication interfaces
K. Niyogi
,
Diana Marculescu
ISLPED '05. Proceedings of the International…
2005
Corpus ID: 213716
Due to difficulties in distributing a single global clock signal over increasingly large chip areas, a globally asynchronous…
Expand
Highly Cited
2001
Highly Cited
2001
Colif: A Design Representation for Application-Specific Multiprocessor SOCs
W. Cesário
,
G. Nicolescu
,
L. Gauthier
,
D. Lyonnard
,
A. Jerraya
IEEE Design & Test of Computers
2001
Corpus ID: 17942864
By separating component behavior and communication infrastructure and spanning multiple abstraction levels, Colif lets designers…
Expand
2000
2000
High-level asynchronous system design using the ACK framework
H. Jacobson
,
E. Brunvand
,
G. Gopalakrishnan
,
P. Kudva
Symposium on Asynchronous Circuits and Systems
2000
Corpus ID: 37674026
Designing asynchronous circuits is becoming easier as a number of design styles are making the transition from research projects…
Expand
Highly Cited
1997
Highly Cited
1997
Using a Programming Language for Digital System Design
Rajesh K. Gupta
,
S. Liao
IEEE Design & Test of Computers
1997
Corpus ID: 15486457
HDLs must satisfy important semantic requirements, especially when CAD tools are involved. Designers can meet these requirements…
Expand
1994
1994
Time-efficient automatic test pattern generation systems
B. So
1994
Corpus ID: 60036199
Automatic Test Pattern Generation (ATPG) systems are tools for generating tests for digital circuits. Due to the complexity of…
Expand
1990
1990
Digital Design with Verilog HDL
E. Sternheim
,
Rajvir Singh
,
Y. Trivedi
1990
Corpus ID: 53937513
Verilog HDL is the standard hardware description language for the design of digital systems and VLSI devices. This volume shows…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE