Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 225,371,603 papers from all fields of science
Search
Sign In
Create Free Account
Undecimber
Known as:
Duodecember
, Undecember
Undecimber or Undecember is a name for a thirteenth month in a calendar that normally has twelve months. Duodecember is similarly a fourteenth month.
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
1 relation
Java Platform, Standard Edition
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2018
2018
ISQUEMIA EN CIRUGÍA ORTOPÉDICA: TÉCNICA CON MANGUITO Y VENDA DE SMARCH.
M. E. Pérez
,
NPunto
2018
Corpus ID: 189751838
2016
2016
Implementasi Operational CRM di Revenue Cycle untuk Meningkatkan Kepuasan Pelanggan Smarch Architecture Cource di Surabaya
Aleena Deandra
2016
Corpus ID: 113793434
Penelitian ini bertujuan untuk implementasi Operational CRM di Revenue Cycle guna meningkatkan kepuasan pelanggan yang…
Expand
2006
2006
A Service Model and Architecture in Support of IP Service Accounting
P. Rácz
,
B. Stiller
IEEE/IFIP Network Operations and Management…
2006
Corpus ID: 14036632
Accounting of service usage is one of the main tasks of service providers in their operation and management processes, providing…
Expand
2001
2001
Bibliotheken Bauen : Tradition und Vision = Building for books : traditions and visions
S. Bieri
,
Walther J. Fuchs
,
Schweizerische Landesbibliothek
2001
Corpus ID: 190946505
In cooperation with the Swiss National Library Book collections and spaces both private and public have long been a fascinating…
Expand
2001
2001
A fast low power embedded cache memory design
Zhao Xue-mei
,
Ye Yi-zheng
,
Yu Ming-yan
,
Li Xiao-ming
ASICON . 4th International Conference on ASIC…
2001
Corpus ID: 61689167
A 64 kb cache system designed for 32 bit RISC CPU is realized. The circuits include two 4 ns 32 kb cache memories, two 1.4 ns 64…
Expand
1997
1997
Built-in self-test for multi-port RAMs
Yuejian Wu
,
Sanjay Gupta
Asian Test Symposium
1997
Corpus ID: 20235736
Most multi-port memory BIST algorithms treat the memory as multiple individual single-port memories and test each independently…
Expand
1994
1994
A high speed embedded cache design with non-intrusive BIST
S. Kornachuk
,
L. McNaughton
,
R. Gibbins
,
B. Nadeau-Dostie
Proceedings of IEEE International Workshop on…
1994
Corpus ID: 62756895
This paper describes a 155 MHz wide-word cache design and its test integration features. Design techniques for high speed CAM…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE