Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 238,080,866 papers from all fields of science
Search
Sign In
Create Free Account
Transistor array
Transistor arrays are used for general purpose applications, function generation and low-level, low-noise amplifiers. They include two or more…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
7 relations
Amplifier
Current mirror
Differential amplifier
Evolvable hardware
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2009
2009
FOCSI: A new layout regularity metric
M. Solé
,
Francisco de Borja Moll Echeto
,
J. A. R. Sola
,
Jaume Abella Ferrer
,
Francisco Javier Vera Rivera
,
Antonio María González Colás
2009
Corpus ID: 27818686
2008
2008
An Optically Clocked Transistor Array for High-Speed Asynchronous Label Swapping: 40 Gb/s and Beyond
R. Urata
,
R. Takahashi
,
T. Suemitsu
,
T. Nakahara
,
H. Suzuki
Journal of Lightwave Technology
2008
Corpus ID: 29254253
We describe the development of an optically clocked transistor array (OCTA) interface device for label swapping high-speed…
Expand
2008
2008
A method of preparing a thin film transistor
Kai-Li Jiang
,
Qunqing Li
,
Xueshen Wang
,
Shou-Shan Fan
2008
Corpus ID: 115193782
本发明涉及一种薄膜晶体管的制备方法，包括以下步骤：提供一绝缘基底；形成一碳纳米管层于所述绝缘基底表面，所述碳纳米管层包括多个碳纳米管，进而形成一半导体层；间隔形成一源极及一漏极于所述半导体层表面，并使该源极及漏极与上述半导体层中的部分碳纳米管的两端电连接；形成一绝缘层于所述形成有源极和漏极的半导体层表面；以及形成一栅极于所述绝缘层表面，得到一薄膜晶体管。
2006
2006
Self-clocked serial-to-parallel and parallel-to-serial conversion with an optically clocked transistor array
R. Urata
,
R. Takahashi
,
T. Suemitsu
,
H. Suzuki
Conference on Lasers and Electro-Optics and…
2006
Corpus ID: 45543087
We propose and demonstrate self-clocked serial-to-parallel/parallel-to-serial conversion (time demux/mux) of asynchronous optical…
Expand
2006
2006
An optically clocked transistor array with dual serial-to-parallel and parallel-to-serial conversion capability for optical label swapping
R. Urata
,
R. Takahashi
,
T. Nakahara
,
K. Takahata
,
H. Suzuki
IEEE Photonics Technology Letters
2006
Corpus ID: 43546343
We propose an optically clocked transistor array optoelectronic integrated circuit (OEIC) for both serial-to-parallel and…
Expand
2006
2006
A compact low-power label swapper for asynchronous burst optical packets based on an optically clocked transistor array
R. Urata
,
R. Takahashi
,
T. Nakahara
,
H. Suzuki
IEEE Photonics Technology Letters
2006
Corpus ID: 11480004
We have constructed a prototype optical label swapper module by integrating an optically clocked transistor array InP…
Expand
Review
2001
Review
2001
Evolutionary Synthesis of Fuzzy Circuits
A. Stoica
2001
Corpus ID: 17404713
Recent research in evolutionary synthesis of electronic circuits and evolvable hardware [1], [2] has generated a set of ideas and…
Expand
2000
2000
A generator of trapezoidal association of transistors (TAT): improving analog circuits in a pre-diffused transistor array
A. L. Aita
,
S. Bampi
,
JungBum Choi
Proceedings 13th Symposium on Integrated Circuits…
2000
Corpus ID: 29525415
This paper presents the Trapezoidal Association of Transistors Generator (TATGen) tool, targeted to mixed analog-digital design…
Expand
2000
2000
EHWPACK: An evolvable hardware environment using the SPICE simulator and the Field Programmable Transistor Array
D. Keymeulen
,
Gerhard Klimeck
,
R. Zebulum
,
A. Stoica
,
Y. Jin
,
C.-S. Lazaro
2000
Corpus ID: 1434924
This paper describes the EHW development system, a tool that performs the evolutionary synthesis of electronic circuits, using…
Expand
1997
1997
Place Coding in Analog VLSI and its Application to the Control of a Light Deflection System
O. Landolt
1997
Corpus ID: 14030666
Findings in neurobiology suggest that information can be represented by the location of an activation spot in a population of…
Expand