Skip to search formSkip to main contentSkip to account menu

Time-triggered architecture

Known as: TT embedded system, TT system, Time-triggered embedded system 
Time-triggered architecture (abbreviated as TTA), also known as a time-triggered system, is a computer system that executes one or more sets of tasks… 
Wikipedia (opens in a new tab)

Related topics

Related topics

6 relations
DO-178CEvent-driven programmingIEC 62304Real-time operating system

Broader (2)

Safety engineeringSoftware architecture

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2009
2009
Distributed Simulation of AADL Specifications in a Polychronous Model of Computation
Architecture Analysis and Design Language (AADL) is used to describe the hardware and software architectures of embedded… 
Highly Cited
2008
Highly Cited
2008
The time-triggered System-on-a-Chip architecture
It is the objective of the presented System-on-a-Chip (SoC) architecture to provide a predictable integrated execution… 
2008
2008
Composability in the time-triggered system-on-chip architecture
The composition of a large SoC out of pre-validated IP-cores requires an architecture that enables the seamless integration of… 
2006
2006
DECOS: an integrated time-triggered architecture
Depending on the physical structuring of large distributed safety-critical real-time systems, one can distinguish federated and… 
2005
2005
Integration of two Complementary Time-Triggered Technologies: TMO and TTP
The TMO model for real-time distributed object-computing supports the specification of temporal constraints with respect to a… 
2004
2004
The fault-hypothesis for the time-triggered architecture
  • H. Kopetz
  • IFIP Congress Topical Sessions
  • 2004
  • Corpus ID: 31534897
A precise fault-hypothesis is essential for the design and validation of a safety-critical computer system. The fault-hypothesis… 
2002
2002
Slightly-off-specification failures in the time-triggered architecture
  • A. Ademaj
  • Seventh IEEE International High-Level Design…
  • 2002
  • Corpus ID: 35774176
Slightly-off-specification (SOS) failures can occur at the interface between the analog and the digital world. If an erroneous… 
2001
2001
Formal Verification of Transmission Window Timing for the Time-Triggered Architecture
We formally verify the parameters on the timing of message windows in transmitters, receivers, and bus guardians for the Time… 
2000
2000
Transparent redundancy in the time-triggered architecture
  • G. BauerH. Kopetz
  • Proceeding International Conference on Dependable…
  • 2000
  • Corpus ID: 30202083
The time-triggered architecture is an architecture for distributed embedded real-time systems in high dependability applications… 
Highly Cited
1998
Highly Cited
1998
Time-triggered architecture for safety-related distributed real-time systems in transportation systems
This paper presents a novel computer architecture for fault-tolerant distributed embedded real-time systems, the Time-Triggered… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)