Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 227,741,320 papers from all fields of science
Search
Sign In
Create Free Account
Tiled rendering
Known as:
Tile based deferred rendering
, Tile-based rendering
, Tile renderer
Expand
Tiled rendering is the process of subdividing (or tiling) a computer graphics image by a regular grid in image space to exploit local spatial…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
32 relations
3D rendering
ATi Radeon R100 Series
Adreno
Central processing unit
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2017
2017
Prediction complexity-based HEVC parallel processing for asymmetric multicores
Hyunsuk Roh
,
S. Han
,
Eun‐Seok Ryu
Multimedia tools and applications
2017
Corpus ID: 26352541
This paper proposes a novel Tile allocation method considering the computational ability of asymmetric multicores as well as the…
Expand
2017
2017
On the Implication of NTC versus Dark Silicon on Emerging Scale-Out Workloads: The Multi-Core Architecture Perspective
Jing Wang
,
Xin Fu
,
Wei-gong Zhang
,
Junwei Zhang
,
Keni Qiu
,
Tao Li
IEEE Transactions on Parallel and Distributed…
2017
Corpus ID: 25672198
The end of Dennard's scaling poses computer systems, especially the datacenters, in front of both power and utilization walls…
Expand
2017
2017
An Autonomous Power and Clock Gating Technique in SRAM-Based FPGA
A. Nag
,
S. Pradhan
2017
Corpus ID: 67686134
In this work, an autonomous power and clock gating technique for finite state machine (FSM) is being implemented in a…
Expand
2016
2016
A Framework for Block Placement, Migration, and Fast Searching in Tiled-DNUCA Architecture
Shirshendu Das
,
H. Kapoor
ACM Trans. Design Autom. Electr. Syst.
2016
Corpus ID: 17342365
Multicore processors have proliferated several domains ranging from small-scale embedded systems to large data centers, making…
Expand
2016
2016
Efficient VLSI architecture for SAO decoding in 4K Ultra-HD HEVC video codec
Mihir Mody
,
Niraj Nandan
,
Hetul Sanghvi
ACM Symposium on Cloud Computing
2016
Corpus ID: 206576915
Sample Adaptive Offset (SAO) is a new tool added in latest video coding standard (HEVC) to achieve better coding efficiency…
Expand
2015
2015
Tiled Frustum Culling for Differential Rendering on Mobile Devices
K. Rohmer
,
Thorsten Grosch
IEEE International Symposium on Mixed and…
2015
Corpus ID: 19009114
Mobile devices are part of our everyday life and allow augmented reality (AR) with their integrated camera image. Recent research…
Expand
2012
2012
An investigation of stair mode in optical phased arrays using tiled apertures
M. Spencer
,
M. Hyde
Other Conferences
2012
Corpus ID: 121130853
With an optical phased array, the individual phases of a multi-fiber laser source can be manipulated by exploiting high-bandwidth…
Expand
2010
2010
An energy model for graphics processing units
Jeff Pool
,
A. Lastra
,
Montek Singh
IEEE International Conference on Computer Design
2010
Corpus ID: 6871614
We present an energy model for a graphics processing unit (GPU) that is based on the amount and type of work performed in various…
Expand
Highly Cited
2008
Highly Cited
2008
An OS-based alternative to full hardware coherence on tiled CMPs
Christian Fensch
,
Marcelo H. Cintra
IEEE 14th International Symposium on High…
2008
Corpus ID: 710300
The interconnect mechanisms (shared bus or crossbar) used in current chip-multiprocessors (CMPs) are expected to become a…
Expand
1991
1991
Grafted polymer tile.
Richard M. Lange
,
A. Grava
1991
Corpus ID: 139550114
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE