Test-and-set

Known as: Test and set, Test&set 
In computer science, the test-and-set instruction is an instruction used to write to a memory location and return its old value as a single atomic (i… (More)
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2015
2015
The test-and-set object is a fundamental synchronization primitive for shared memory systems. This paper addresses the number of… (More)
  • figure 1
Is this relevant?
2014
2014
Inspired by the need to monitor and control the world's largest irrigation and river networks such as those in the Indus River… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2012
2012
We study the time and space complexity of randomized Test-And-Set (TAS) implementations from atomic read/write registers in… (More)
  • figure 1
Is this relevant?
2010
2010
Most people believe that renaming is easy: simply choose a name at random; if more than one process selects the same name, then… (More)
  • figure 1
  • figure 2
Is this relevant?
2008
2008
This paper proposes Inter PAN mobility support for 6LoWPANs moving within an IP domain. In order to reduce the processing and… (More)
  • figure 1
  • figure 2
  • figure 5
  • figure 6
  • table 1
Is this relevant?
2007
2007
An important issue in fault-tolerant asynchronous computing is the respective power of an object type with respect to another… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Review
2003
Review
2003
Like commercial system applications, MEMS-based components used in military systems must meet reliability and lifetime… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
Is this relevant?
1999
1999
1/1993-present University of Utah, School of Computing Associate Director (8/05-present): Help lead department of 32 tenure track… (More)
  • figure 1
  • figure 2
Is this relevant?
1992
1992
This paper presents an economical, randomized, wait-free construction of an n-process test-and-set bit from read write registers… (More)
Is this relevant?
1990
1990
This paper analyzes the burst of bus traffic that occurs when a lock is released that is being waited for in a test-and-test-and… (More)
  • figure 1
  • figure 2
  • table 1
  • table 2
Is this relevant?