Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 233,747,202 papers from all fields of science
Search
Sign In
Create Free Account
Static random-access memory
Known as:
RSNM
, S-RAM
, SRAM latency
Expand
Static random-access memory (static RAM or SRAM) is a type of semiconductor memory that uses bistable latching circuitry (flip-flop) to store each…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
49 relations
6264
Adreno
Another World
Apollo VP3
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2014
2014
Static random access memory and method thereof
连南钧
2014
Corpus ID: 196036854
The invention relates to a static random access memory. The static random access memory includes a voltage generator coupled to…
Expand
2011
2011
COMPARATIVE STUDY OF POWER REDUCTION TECHNIQUES FOR STATIC RANDOM ACCESS MEMORY
V. Singhal
,
Balwinder Singh
2011
Corpus ID: 8363849
The growing market of portable electronics devices demands lesser power dissipation for longer battery life and compact system…
Expand
2009
2009
Compiler-directed scratchpad memory management via graph coloring
Lian Li
,
Hui Feng
,
Jingling Xue
TACO
2009
Corpus ID: 8475023
Scratchpad memory (SPM), a fast on-chip SRAM managed by software, is widely used in embedded systems. This article introduces a…
Expand
Highly Cited
2006
Highly Cited
2006
A low leakage and SNM free SRAM cell design in deep sub micron CMOS technology
Sanjeev K. Jain
,
P. Agarwal
International Conference on VLSI Design
2006
Corpus ID: 9752139
As the IC process technology scales, the oxide thickness and operating voltage continues to decrease. The gate oxide thickness in…
Expand
Highly Cited
2006
Highly Cited
2006
A 40GOPS 250mW massively parallel processor based on matrix architecture
M. Nakajima
,
H. Noda
,
+9 authors
Toru Shimizu
IEEE International Solid-State Circuits…
2006
Corpus ID: 3209046
The matrix processing engine (MTX) is a massively parallel processor based on the matrix architecture. 40GOPS (16b additions) is…
Expand
2000
2000
Static random access memory (sram)
エンデルス ゲルハルト
,
ヴィートマン ディートリッヒ
,
シュルツ トーマス
,
リッシュ,ローター
2000
Corpus ID: 140106750
(57) Abstract: vertical, semiconductor body having a double gate CMOS pair. Insulating layer extending horizontally beneath the…
Expand
1991
1991
A 128Kb CMOS static random-access memory
J. Chu
,
H. Torabi
,
F. Towler
IBM Journal of Research and Development
1991
Corpus ID: 32728602
This paper describes an all-CMOS 128Kb static random-access memory (SRAM) with emitter-coupled-logic (ECL) I/O compatibility…
Expand
1990
1990
On design of multiple-valued static random-access-memory
O. Ishizuka
,
Zheng Tang
,
H. Matsumoto
Proceedings of the Twentieth International…
1990
Corpus ID: 206987732
General theories on multiple-valued static random-access memory (RAM) are investigated. The criteria for a stable and an unstable…
Expand
1985
1985
A high-speed GaAs 1K static random access memory
P. O'conner
,
P. Flahive
,
B. Roman
IEEE Journal of Solid-State Circuits
1985
Corpus ID: 45346585
A high-performance 1024/spl times/1-bit static random access memory has been designed and fabricated using an epitaxial GaAs…
Expand
1975
1975
High density COS/MOS 1024-bit static random access memory
A. Dingwall
,
R. Stricker
1975
Corpus ID: 62303482
A static 1024/spl times/1 self-aligned silicon-gate COS/MOS random access memory (RAM) has been developed using `self-registry…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE