Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 234,995,284 papers from all fields of science
Search
Sign In
Create Free Account
Spurious-free dynamic range
Known as:
SFDR
Spurious-free dynamic range (SFDR) is the strength ratio of the fundamental signal to the strongest spurious signal in the output. Itis also defined…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
15 relations
Analog-to-digital converter
Bandwidth (signal processing)
Carrier wave
Digital-to-analog converter
Expand
Broader (1)
Digital signal processing
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2014
2014
20 GHz Instantaneous Bandwidth RF Spectrum Analyzer Measurements with High Sensitivity and Spur Free Dynamic Range
K. Merkel
,
S. Bekker
,
+6 authors
C. Harrington
2014
Corpus ID: 53361129
The latest demonstrated performance specifications of a novel wideband radio frequency spectral sensor based on photonic…
Expand
2011
2011
A Study on the Design of Reconfigurable ADCs
P. Harikumar
,
A. K. M. Pillai
2011
Corpus ID: 108149437
Analog-to-Digital Converters (ADCs) can be classified into two categories namely Nyquist-rate ADCs and OversampledADCs. Nyquist…
Expand
2010
2010
Improving Accuracy and Energy Efficiency of Pipeline Analog to Digital Converters
Chun C. Lee
2010
Corpus ID: 7081297
2009
2009
A 10-bit Current-steering DAC in 0.35-μm CMOS Process
Zhi-Yuan Cui
,
Hua-Lan Piao
,
Nam-Soo Kim
2009
Corpus ID: 13001788
A simulation study of a 10-bit two-stage DAC was done by using a conventional current switch cell. The DAC adopts the segmented…
Expand
2007
2007
A 57 dB SFDR digitally calibrated 500 MS/s folding ADC in 0.18 μm digital CMOS
Ivan Bogue
,
M. Flynn
IEEE Custom Integrated Circuits Conference
2007
Corpus ID: 6924805
A digitally calibrated 8-bit folding ADC incorporating redundancy and reassignment is described. Small, redundant folder and…
Expand
2005
2005
A /spl Delta//spl Sigma/ DAC with reduced activity data weighted averaging and anti-jitter digital filter
A. Bicakci
,
Gurjinder Singh
Proceedings of the IEEE Custom Integrated…
2005
Corpus ID: 18151804
A CMOS DAC with a 4th order digital DeltaSigma modulator achieves more than 94dB SFDR and 84dB SNDR for a conversion bandwidth of…
Expand
2005
2005
A novel multiresolution high-dynamic ultra-broadband time-domain emi measurement system
S. Braun
,
A. Alt
,
P. Russer
IEEE MTT-S International Microwave Symposium…
2005
Corpus ID: 37628696
A time-domain electromagnetic interference (TDEMI) measurement system allows to reduce the measurement time by several orders of…
Expand
2001
2001
A low power, 10-bit CMOS D/A converter for high speed applications
M. Borremans
,
A. Bosch
,
M. Steyaert
,
W. Sansen
Proceedings of the IEEE Custom Integrated…
2001
Corpus ID: 62657447
In this paper, the realization of a fully binary 10-bit current steering CMOS DAC is presented. Both the measured INL and DNL are…
Expand
2001
2001
A 3.3V Transconductor in 0.35pm CMOS with 80dB SFDR up to 10MHz
U. Chilakapati
,
T. Fiez
,
A. Eshraghi
2001
Corpus ID: 62293659
1999
1999
A dual 3-V 32-MS/s CMOS switched-current ADC for telecommunication applications
B. Jonsson
,
H. Tenhunen
ISCAS'99. Proceedings of the IEEE International…
1999
Corpus ID: 29346090
The potential for switched-current A/D converters in low-voltage, telecommunication applications with a high level of integration…
Expand