Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 225,426,427 papers from all fields of science
Search
Sign In
Create Free Account
Spice Lisp
Spice Lisp is a Lisp dialect and its implementation originally written by CMU's Spice Lisp Group which targeted the microcode of the 16-bit PERQ…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
11 relations
Ada
CMUCL
Common Lisp
Hemlock (editor)
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2016
2016
Design and simulation of CMOS MEMS accelerometer behavioral model
Deepika Rana
,
Mandeep Kaur
5th International Conference on Wireless Networks…
2016
Corpus ID: 34055279
This paper depicts the Design and behavioral Characterization of CMOS MEMS Accelerometer. MEMS (Micro-Electro-Mechanical systems…
Expand
2016
2016
Schmitt Trigger based on Dual Output Current Controlled Current Conveyor in 16nm CMOS technology for digital applications
Mohammad Faseehuddin
,
J. Sampe
,
Shabiul Islam
IEEE International Conference on Semiconductor…
2016
Corpus ID: 40863613
This paper presents a current mode Schmitt Trigger based on Dual Output Current Controlled Current Conveyor (DOCCCII). To…
Expand
2012
2012
On-chip tunable wide ranged multiple output voltage reference
G. Kapur
,
C. Markan
,
V. Pyara
Proceedings of IEEE Southeastcon
2012
Corpus ID: 24611672
We presents an on-chip tunable wide ranged multiple output CMOS voltage reference based on non-volatile highly precise field…
Expand
2009
2009
VLSI and SPICE Modeling of ALU
S. Moslehpour
,
Srikrishna Karatalapu
2009
Corpus ID: 61040035
The Arithmetic and Logic Unit (ALU) is a combination circuit that performs a number of arithmetic and logical operations within a…
Expand
2007
2007
Accurate VHDL Delay and Power Characterization of CMOS Logic Cells
N. Dumitru
,
R. Nouta
2007
Corpus ID: 18426364
This paper presents a model for characterizing delay and power for CMOS logic cells that accounts for input slope and output…
Expand
2002
2002
Taking SpiCE to the Third Dimension: Adding Risk Analysis to ISO/IEC TR 15504
C. Völcker
,
Hans Stienen
,
R. Ouared
2002
Corpus ID: 59902100
The SPICE-R risk model defines a binary correlation between a list of generic risks and the ISO/IEC TR 15504 processes. The…
Expand
1995
1995
A power modelling and characterization method for logic simulation
H. Sarin
,
A. McNelly
Proceedings of the IEEE Custom Integrated…
1995
Corpus ID: 61502555
This paper presents a method for accurate characterization of power dissipation by logic elements in integrated circuits that…
Expand
1988
1988
CMOS DELAY TIME MODEL BASED ON WEIGHTED PEAK CURRENT
Kyung-Ho Kim
,
Song-Bai Park
1988
Corpus ID: 63416015
We propose a new CMOS delay time model with the configuration ratio, the input slope and the load condition taken into account…
Expand
1983
1983
An Analysis of the Spice Lisp Instruction Set
J. Ginder
1983
Corpus ID: 61189454
In order to increase program locality (thereby decreasing page swapping on computers with small physical memory and increasing…
Expand
1969
1969
Suppressing Effect of Spice for Fishy Odor:Absorption of Trimethylamine in Spice Solutions
T. Kikuchi
,
P. Quan
,
Iori Osawa
1969
Corpus ID: 102455164
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE