Skip to search formSkip to main contentSkip to account menu

Segmentation fault

Known as: Segv, Segmentation, Seqfault 
In computing, a segmentation fault (often shortened to segfault) or access violation is a fault raised by hardware with memory protection, notifying… 
Wikipedia (opens in a new tab)

Related topics

Related topics

50 relations
ANSI CAssertion (software development)Buffer overflowBus error

Broader (1)

Memory management

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2017
2017
Optimizing DMAs' formation in a water pipe network: the water aging and the operating pressure factors
Dividing a water distribution network (WDN) into district metered areas (DMAs) is the first vital step towards pressure… 
2016
2016
Havens: Explicit reliable memory regions for HPC applications
Supporting error resilience in future exascale-class supercomputing systems is a critical challenge. Due to transistor scaling… 
2013
2013
Improved State Space Reductions for LTL Model Checking of C and C++ Programs
In this paper, we present substantial improvements in efficiency of explicit-state LTL model checking of C & C++ programs… 
2012
2012
A Robust and Space-Efficient Stack Management Method for Wireless Sensor Network OS with Scarce Hardware Resources
Due to such requirements as low power consumption and low cost, sensor nodes commonly do not include advanced H/W features. The… 
2006
2006
A Transparent based Programmable Memory BIST
We present an original transparent-based programmable memory BIST solution suitable for offline as well as online memory testing… 
Highly Cited
2001
Highly Cited
2001
Modeling and imaging with the scalar generalized‐screen algorithms in isotropic media
The phase‐screen and the split‐step Fourier methods, which allow modeling and migration in laterally heterogeneous media, are… 
Highly Cited
2001
Highly Cited
2001
Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs
  • Z. Al-ArsA. V. Goor
  • Proceedings Design, Automation and Test in Europe…
  • 2001
  • Corpus ID: 10747288
Fault analysis of memory devices using defect injection and simulation is becoming increasingly important as the complexity of… 
2000
2000
Impact of memory cell array bridges on the faulty behavior in embedded DRAMs
Establishing functional faults, based on defect injection and circuit simulation, has become an important method in understanding… 
Highly Cited
1985
Highly Cited
1985
A modular verifiable exception handling mechanism
This paper presents a new model for exception handling, called the replacement model. The replacement model, in contrast to other… 
1971
1971
Fault Tolerant Sequential Machines
A machine representation of permanent memory faults is introduced where, if M is a sequential machine representing some fault… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)