Skip to search formSkip to main contentSkip to account menu

Scoreboarding

Known as: Score 
Scoreboarding is a centralized method, used in the CDC 6600 computer, for dynamically scheduling a pipeline so that the instructions can execute out… 
Wikipedia (opens in a new tab)

Related topics

Related topics

12 relations
CDC 6600ComputerData dependencyHazard (computer architecture)

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2019
2019
Coverage Driven Verification Methodology for Asynchronous Neuromorphic Routers
Current generation system-on-chips (SoCs) has been increasing in terms of complexity, resulting in dense global interconnect… 
2016
2016
Modelling and implementation of an automatic table-tennis scoreboarding system
Increasing incomes and awards of games leads to better manage games for referees to prevent decision errors. Besides investments… 
2015
2015
Instruction Scheduling For A Pipelined Architecture
This paper describes the recent progress in implementing the global instruction scheduler and software pipeliner targeted at VLIW… 
2014
2014
Colored Petri Net model with automatic parallelization on real-time multicore architectures
2013
2013
Santa Cruz Instruction Processor With Scoreboarding
This thesis describes Santa Cruz Instruction Processor with Scoreboarding (SCIPS) which is an aggressive 64-bit 2-way superscalar… 
2003
2003
Formal verification of an Intel XScale processor model with scoreboarding, specialized execution pipelines, and impress data-memory exceptions
We present the formal verification of an Intel Xscale processor model. The Xscale is a superpipelined RISC processor with 7-stage… 
2003
2003
Using SSDE for USB2.0 conformance co-verification
Keeping up with the increase in system design complexity requires the deployment of extensive engineering re-use technologies, so… 
2003
2003
An implementation of scoreboarding mechanism for ARM-based SMT processor
A SMT architecture uses TLP (Thread Level Parallelism) and increases processor throughput, such that issue slots can be filled… 
1997
1997
University of DelawareDepartment of Electrical and Computer EngineeringComputer Architecture and Parallel Systems
In this paper, we present the superstrand architecture and it's underlying execution model. A superstrand architecture exploits… 
1988
1988
A Register Scoreboarding Mechanism
MICROPROCESSOR OPERATING FREQUENCIES are improving more rapidly than cost-effective memory subsystems. As this operating… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)