Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Scoreboarding

Known as: Score 
Scoreboarding is a centralized method, used in the CDC 6600 computer, for dynamically scheduling a pipeline so that the instructions can execute out… Expand
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2016
2016
Increasing incomes and awards of games leads to better manage games for referees to prevent decision errors. Besides investments… Expand
  • table II
  • figure 1
  • table I
  • figure 2
  • figure 4
2015
2015
Multi-processor system on chip (MPSoC) has been widely applied in embedded systems in the past decades. However, it has posed… Expand
  • figure 1
  • table 1
  • figure 2
  • figure 4
  • figure 3
2014
2014
This paper proposes a novel Colored Petri Net (CPN) based dynamic scheduling scheme, which aims at scheduling real-time tasks on… Expand
  • figure 1
  • table 1
  • figure 2
  • table 2
  • figure 3
2012
2012
This paper presents a novel data hazards detecting engine, task score boarding, which applies instruction level score boarding… Expand
  • figure 1
  • figure 3
  • table I
  • table III
  • table II
2005
2005
  • M. Velev
  • IEEE Transactions on Education
  • 2005
  • Corpus ID: 6869809
This paper presents a sequence of three projects on design and formal verification of pipelined and superscalar processors: 1) a… Expand
  • figure 1
  • figure 3
  • figure 4
  • figure 5
  • figure 6
2003
2003
We present the formal verification of an Intel Xscale processor model. The Xscale is a superpipelined RISC processor with 7-stage… Expand
  • figure 1
  • figure 2
  • figure 3
  • table 1
2003
2003
Keeping up with the increase in system design complexity requires the deployment of extensive engineering re-use technologies, so… Expand
  • figure 1
  • figure 2
  • figure 5
  • figure 4
  • figure 6
2003
2003
A SMT architecture uses TLP (Thread Level Parallelism) and increases processor throughput, such that issue slots can be filled… Expand
1993
1993
Instruction-level parallelism in a single stream of code for non-numerical applications has been the subject of many recent… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table 1
1988
1988
MICROPROCESSOR OPERATING FREQUENCIES are improving more rapidly than cost-effective memory subsystems. As this operating… Expand