Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 206,209,348 papers from all fields of science
Search
Sign In
Create Free Account
Routing (electronic design automation)
Known as:
Routing (EDA)
, Routing (disambiguation)
, Wire routing
In electronic design, wire routing, commonly called simply routing, is a step in the design of printed circuit boards (PCBs) and integrated circuits…
Expand
Wikipedia
Create Alert
Alert
Related topics
Related topics
19 relations
Antenna effect
Boolean satisfiability problem
Breadth-first search
Channel router
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2013
Highly Cited
2013
4-Gbps Uncompressed Video Transmission over a 60-GHz Orbital Angular Momentum Wireless Channel
F. E. Mahmouli
,
S. Walker
IEEE Wireless Communications Letters
2013
Corpus ID: 13177103
We demonstrate successful transmission of 4-Gbps uncompressed video over a 60-GHz orbital angular momentum (OAM) wireless channel…
Expand
Highly Cited
2010
Highly Cited
2010
A parallel integer programming approach to global routing
Tai-Hsuan Wu
,
A. Davoodi
,
Jeff T. Linderoth
Design Automation Conference
2010
Corpus ID: 7681165
We propose a parallel global routing algorithm that concurrently processes routing subproblems corresponding to rectangular…
Expand
Highly Cited
2006
Highly Cited
2006
Three-dimensional place and route for FPGAs
Cristinel Ababei
,
H. Mogal
,
K. Bazargan
IEEE Transactions on Computer-Aided Design of…
2006
Corpus ID: 1869960
We present timing-driven partitioning and simulated-annealing (SA)-based placement algorithms together with a detailed routing…
Expand
Highly Cited
2005
Highly Cited
2005
An embedding debugging architecture for SOCs
R. Leatherman
,
N. Stollon
IEEE Potentials
2005
Corpus ID: 7961151
Multiple cores embedded debugging architecture for system on chip design (SOC) is presented. It presents an asymmetrical…
Expand
Review
2004
Review
2004
Real-time LUT-based network topologies for dynamic and partial FPGA self-reconfiguration
M. Hübner
,
Tobias Becker
,
J. Becker
Proceedings. SBCCI . 17th Symposium on Integrated…
2004
Corpus ID: 1918584
Xilinx Virtex FPGAs offer the possibility of dynamic and partial run-time reconfiguration. If a system uses this feature the…
Expand
Highly Cited
1985
Highly Cited
1985
Artificial Intelligence Approach to VLSI Routing
R. Joobbani
1985
Corpus ID: 54146179
1. Introduction.- 1.1. Motivation.- 1.2. Outline.- 2. Detailed Routing.- 2.1. Problem Statement.- 2.2. Important Factors in…
Expand
Highly Cited
1983
Highly Cited
1983
Global Wiring by Simulated Annealing
M. Vecchi
,
S. Kirkpatrick
IEEE Transactions on Computer-Aided Design of…
1983
Corpus ID: 10295342
Simulated annealing, a new general-purpose method of multivariate optimization, is applied to global wire routing for both…
Expand
Highly Cited
1983
Highly Cited
1983
Single Row Routing
Raghunath Raghavan
,
S. Sahni
IEEE Transactions on Computers
1983
Corpus ID: 11098918
The automated design of multilayer printed circuit boards is of great importance in the physical design of complex electronic…
Expand
Highly Cited
1983
Highly Cited
1983
Hierarchical Wire Routing
M. Burstein
,
R. Pelavin
IEEE Transactions on Computer-Aided Design of…
1983
Corpus ID: 14226238
We propose a new approach to automatic wire routing of VLSI chips which is applicable to interconnection problem in uniform…
Expand
Highly Cited
1971
Highly Cited
1971
Wire routing by optimizing channel assignment within large apertures
A. Hashimoto
,
J. Stevens
DAC
1971
Corpus ID: 53227970
The purpose of this paper is to introduce a new wire routing method for two layer printed circuit boards. This technique has been…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
,
Terms of Service
, and
Dataset License
ACCEPT & CONTINUE