Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 234,981,107 papers from all fields of science
Search
Sign In
Create Free Account
Register window
Known as:
Window (disambiguation)
In computer engineering, register windows are a feature in some instruction set architectures to improve the performance of procedure calls, a very…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
22 relations
AMD Am29000
Berkeley RISC
Calling convention
Central processing unit
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2011
2011
Modeling of ARM Cortex- M3 processor core using SystemC
Mitesh Limachia
,
Nikhil Kothari
2011
Corpus ID: 15528624
RISC architecture is extensively preferred for the development of high end embedded application in increasing demand like mobile…
Expand
2010
2010
Leveraging Register Windows to Reduce Physical Registers to the Bare Minimum
Eduardo Quiñones
,
Joan-Manuel Parcerisa
,
Antonio González
IEEE transactions on computers
2010
Corpus ID: 18553128
Register window is an architectural technique that reduces memory operations required to save and restore registers across…
Expand
2007
2007
Early Register Release for Out-of-Order Processors with RegisterWindows
Eduardo Quiñones
,
Joan-Manuel Parcerisa
,
Antonio González
International Conference on Parallel…
2007
Corpus ID: 1651184
Register windows is an architectural technique that reduces memory operations required to save and restore registers across…
Expand
2003
2003
Experiences Constructing a Lightweight SPARC Interpreter for a Dynamic Binary Translator
Trek S. Palmer
,
D. Stefanovic
2003
Corpus ID: 17844955
Abstract : Dynamic binary translation is an important area for compiler research, because additional information available at…
Expand
Review
1999
Review
1999
Architecture Using Lightweight Threads ( VAULT )
I. Watson
,
G. Wright
,
A. El-Mahdy
1999
Corpus ID: 18790120
The VAULT project is concerned with the design of a ‘multi-processor on a chip’ aimed s cifically at multi-threaded Java…
Expand
1992
1992
Processor Architecture and Data Buffering
Hans M. Mulder
,
M. J. Flynn
IEEE Trans. Computers
1992
Corpus ID: 11588462
The tradeoff between visualizing or hiding the highest levels of the memory hierarchy, which impacts both performance and…
Expand
1991
1991
Register Windows and User-Space Threads on the SPARC
David Keppel
1991
Corpus ID: 57803940
Multiple lightweight processes or threads have multiple stacks, and a thread context switch moves execution from one stack to…
Expand
1988
1988
Organization, management and VLSI implementation of a multiple register window file for LISP-oriented architectures
B. Furht
,
Hatim Aboalsamh
,
W. H. Chia
,
Y. Lai
[] Proceedings of the Twenty-First Annual Hawaii…
1988
Corpus ID: 7294440
A multiple register window organization suitable for LISP-oriented RISC architectures is proposed. Various LISP programs were…
Expand
1988
1988
A RISC architecture with two-size, overlapping register windows
Borivoje Furht
IEEE Micro
1988
Corpus ID: 267800234
The issues involved in designing multiple-register window schemes are examined, and fixed-size, variable-size and two-size window…
Expand
1987
1987
Context Switching with Multiple Register Windows: A RISC Performance Study
Marion B. Konsek
,
D. Reed
,
Wittaya Watcharawittayakul
1987
Corpus ID: 17260727
Although previous studies have shown that a large file of overlapping register windows can greatly reduce procedure call/return…
Expand