Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Register window

Known as: Window (disambiguation) 
In computer engineering, register windows are a feature in some instruction set architectures to improve the performance of procedure calls, a very… Expand
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2008
2008
Configurable multiprocessor system is a promising design alternative because of its high degree of flexibility, short development… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table 1
2005
2005
Low-power embedded processors utilize compact instruction encodings to achieve small code size. Such encodings place tight… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
2003
2003
The register allocation in loops is generally performed after or during the software pipelining process. This is because doing a… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
2000
2000
The fundamental constraint on a networked sensor is its energy consumption, since it may be either impossible or not feasible to… Expand
  • figure 1
  • figure 2
  • table 1
  • table 2
  • table 3
2000
2000
In this paper we propose a new hardware mechanism, called Register Queues (RQs), which effectively decouples the architected… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Highly Cited
1994
Highly Cited
1994
Improving the performance of C programs has been a topic of great interest for many years. Both hardware technology and compiler… Expand
  • table 1
  • table 2
  • table 3
  • table 4
  • table 5
Highly Cited
1992
Highly Cited
1992
Software pipelining is an important instruction scheduling technique for efficiently overlapping successive iterations of loops… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Highly Cited
1990
Highly Cited
1990
Processors in large-scale multiprocessors must be able to tolerate large communication latencies and synchronization delays. This… Expand
  • figure 2
  • table 2
1990
1990
A hardware support mechanism is presented that permits all classes of data objects, including dynamically allocated objects and… Expand
  • figure 1
  • figure 4
  • figure 3
  • figure 9
1987
1987
In this paper, the feasibility of using register banks as a top of stack (TOS) buffer is demonstrated. A quantitative performance… Expand
  • figure 1
  • figure 3
  • figure 4
  • figure 5
  • figure 7