Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 205,248,749 papers from all fields of science
Search
Sign In
Create Free Account
OpenRISC
Known as:
Or1k
OpenRISC is a project to develop a series of open source instruction set architectures based on established reduced instruction set computing (RISC…
Expand
Wikipedia
Create Alert
Alert
Related topics
Related topics
37 relations
ARM architecture
Application-specific integrated circuit
C++
Comparison of instruction set architectures
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
Review
2019
Review
2019
Open-Source RISC-V Processor IP Cores for FPGAs — Overview and Evaluation
R. Höller
,
Dominic Haselberger
,
Dominik Ballek
,
Peter Rössler
,
Markus Krapfenbauer
,
M. Linauer
8th Mediterranean Conference on Embedded…
2019
Corpus ID: 198145518
Advances in semiconductor miniaturization are an important driver for Field Programmable Gate Arrays (FPGAs) since their…
Expand
2018
2018
The Secret Processor Will Go to the Ball: Benchmark Insider-Proof Encrypted Computing
Peter T. Breuer
,
Jonathan P. Bowen
,
Esther Palomar
,
Zhiming Liu
IEEE European Symposium on Security and Privacy…
2018
Corpus ID: 21714406
‘Encrypted computing’ is an approach to preventing insider attacks by the privileged operator against the unprivileged user on a…
Expand
2018
2018
Activation-Aware Slack Assignment for Time-to-Failure Extension and Power Saving
Yutaka Masuda
,
T. Onoye
,
M. Hashimoto
IEEE Transactions on Very Large Scale Integration…
2018
Corpus ID: 53082020
This paper proposes a mean time-to-failure (MTTF) aware design methodology for minimizing power dissipation while satisfying…
Expand
2016
2016
A Fully Encrypted Microprocessor The Secret Computer is Nearly Here
Peter T. Breuer
,
Jonathan P. Bowen
ANT/SEIT
2016
Corpus ID: 260376
Highly Cited
2015
Highly Cited
2015
PULP: A parallel ultra low power platform for next generation IoT applications
D. Rossi
,
Francesco Conti
,
+7 authors
L. Benini
IEEE Hot Chips 27 Symposium (HCS)
2015
Corpus ID: 29024343
2015
2015
Performance evaluation of a DySER FPGA prototype system spanning the compiler, microarchitecture, and hardware implementation
C. Ho
,
Venkatraman Govindaraju
,
+6 authors
K. Sankaralingam
IEEE International Symposium on Performance…
2015
Corpus ID: 18084139
Specialization and accelerators are being proposed as an effective way to address the slowdown of Dennard scaling. DySER is one…
Expand
2012
2012
An Innovative Method of Teaching Electronic System Design With PSoC
Zhaohui Ye
,
Chengying Hua
IEEE Transactions on Education
2012
Corpus ID: 31774354
Programmable system-on-chip (PSoC), which provides a microprocessor and programmable analog and digital peripheral functions in a…
Expand
2011
2011
Constant-bandwidth supply for priority processing
M. V. D. Heuvel
,
M. Holenderski
,
R. J. Bril
,
J. Lukkien
IEEE International Conference on Consumer…
2011
Corpus ID: 6678022
Today's consumer electronic devices feature multiple applications which have to share scarcely available resources. We consider a…
Expand
2010
2010
Active Fault-Tolerance Low Power Multiplier with OpenRISC Platform
Han-Sam Jung
,
Joo-Yul Park
,
Ki-Seok Chung
2010
Corpus ID: 60922311
Today's embedded systems are commonly required to be light, small, and power-efficient. However, applications for embedded…
Expand
2008
2008
Design and implementation of a debugging system for OpenRISC processor
Li Lian
,
Xiaochao Li
,
Fen Xiao
,
Donghui Guo
2nd International Conference on Anti…
2008
Corpus ID: 16750545
A gdb-based debugging system for OpenRISC1200 Processor based on IEEE1149.1 JTAG interface is developed. Unlike usual gdb-based…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
,
Terms of Service
, and
Dataset License
ACCEPT & CONTINUE