Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Nios embedded processor

Known as: NIOS (processor), Nios, Nios (computer processor) 
Nios was Altera's first configurable 16-bit embedded processor for its FPGA product-line. For new designs, Altera recommends the 32-bit Nios II.
Wikipedia

Related topics

Related topics

5 relations
BareboxComparison of operating system kernelsDas U-BootGNU Compiler Collection
Expand

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2018
Highly Cited
2018
Computing in Memory With Spin-Transfer Torque Magnetic RAM
In-memory computing is a promising approach to addressing the processor-memory data transfer bottleneck in computing systems. We… Expand
  • figure 1
  • figure 3
  • figure 2
  • table I
  • figure 4
Highly Cited
2013
Highly Cited
2013
Embedded supercomputing in FPGAs with the VectorBlox MXP Matrix Processor
Embedded systems frequently use FPGAs to perform highly parallel data processing tasks. However, building such a system usually… Expand
  • figure 1
  • figure 2
  • table 1
  • figure 3
  • figure 6
Highly Cited
2011
Highly Cited
2011
VEGAS: soft vector processor with scratchpad memory
This paper presents VEGAS, a new soft vector architecture, in which the vector processor reads and writes directly to a… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table 1
2010
2010
Parallel scalable hardware implementation of asynchronous discrete particle swarm optimization
This paper presents a novel hardware framework of particle swarm optimization (PSO) for various kinds of discrete optimization… Expand
  • figure 1
  • figure 2
  • figure 3
  • table 1
  • table 2
Highly Cited
2009
Highly Cited
2009
Vector Processing as a Soft Processor Accelerator
Current FPGA soft processor systems use dedicated hardware modules or accelerators to speed up data-parallel applications. This… Expand
  • table I
  • table I
  • table II
  • figure 9
  • table III
2008
2008
Reconfigurable wireless sensor network node based on Nios core
Wireless sensor networks require the design of highly energy-efficient and yet flexible sensor nodes. The hardware flexibility… Expand
  • figure 1
  • figure 2
  • figure 3
  • table 2
  • table 1
Highly Cited
2006
Highly Cited
2006
A Multithreaded Soft Processor for SoPC Area Reduction
The growth in size and performance of field programmable gate arrays (FPGAs) has compelled system-on-a-programmable-chip (SoPC… Expand
  • table 1
  • figure 1
  • figure 2
  • figure 3
  • table 2
Highly Cited
2005
Highly Cited
2005
Digital Logic and Microprocessor Design with VHDL
Some people may be laughing when looking at you reading in your spare time. Some may be admired of you. And some may want be like… Expand
  • figure 1.1
  • figure 1.2
  • figure 1.3
  • figure 1.5
  • figure 1.6
2001
2001
Frecuencia y factores de riesgo asociados a desnutricin de nios con cardiopata congnita
Objetivo. Determinar la frecuencia y factores asociados a desnutricion en ninos con cardiopatia congenita (CC). Material y… Expand
1993
1993
Ventilation and transport of thermocline and intermediate waters in the northeast Pacific during recent El Niños
We present time series of tritium (3H) concentrations in seawater from stations in the eastern subpolar (50°N, 145°W) and… Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy, Terms of Service, and Dataset License
ACCEPT & CONTINUE