Nios embedded processor

Known as: NIOS (processor), Nios, Nios (computer processor) 
Nios was Altera's first configurable 16-bit embedded processor for its FPGA product-line. For new designs, Altera recommends the 32-bit Nios II.
Wikipedia

Topic mentions per year

Topic mentions per year

1976-2018
010203019762018

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2009
2009
This Paper describes implementation of webserver using Altera Nios II embedded IP core, a configurable general purpose embedded… (More)
  • figure 2.1
  • figure 2.2
  • figure 2.3
  • figure 3.1
  • figure 3.1
Is this relevant?
2008
2008
This paper reports the impact of different Nios II hardware and software options for arithmetic operations on its power and… (More)
  • figure 1
  • table 1
  • table 2
  • figure 2
  • figure 3
Is this relevant?
Highly Cited
2007
Highly Cited
2007
To infer homology and subsequently gene function, the Smith-Waterman (SW) algorithm is used to find the optimal local alignment… (More)
  • table 1
Is this relevant?
2007
2007
Programmability and flexibility are the trend of current electronic system. The Nios, a soft-core processor integrated in a FPGA… (More)
Is this relevant?
2007
2007
This paper proposes an approach to accelerate Elliptic Curve Cryptography (ECC) algorithm on System-on-Programmable-Chip (SOPC… (More)
  • figure 1
  • figure 3
  • figure 4
  • figure 2
  • figure 5
Is this relevant?
2006
2006
The wavelet transform is a very popular tool in engineering for signal analysis. With respect to image compression, the new JPEG… (More)
  • figure 1
  • figure 3
  • figure 2
  • figure 5
  • figure 4
Is this relevant?
Highly Cited
2004
Highly Cited
2004
Designing an application-specific embedded system in nanometer technologies has become more difficult than ever due to the rapid… (More)
  • figure 1
  • figure 2
  • figure 3
  • table 1
  • figure 5
Is this relevant?
2004
2004
This paper introduces two custom blocks for Nios reconfigurable embedded processor implemented on Altera Field Programmable Gate… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2004
2004
A novel implementation of the QR decomposition based recursive least squares (RLS) algorithm on Altera Stratix FPGAs is presented… (More)
  • table 1
  • figure 4
  • figure 3
Is this relevant?
2002
2002
This paper describes scalable Montgomery Multiplication (MM) coprocessor optimized for Altera NIOS embedded processor implemented… (More)
  • figure 1
  • figure 2
  • table 2
  • table 3
  • table 4
Is this relevant?