Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 218,355,002 papers from all fields of science
Search
Sign In
Create Free Account
Memory hierarchy
Known as:
Hierarchy (disambiguation)
, Storage hierarchy
, Tiered storage
In computer architecture the memory hierarchy is a concept used to discuss performance issues in computer architectural design, algorithm predictions…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
48 relations
Abstract machine
Analysis of parallel algorithms
Anna Karlin
Bit-reversal permutation
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2014
Highly Cited
2014
PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms
H. Yun
,
R. Mancuso
,
Z. Wu
,
R. Pellizzoni
IEEE Real Time Technology and Applications…
2014
Corpus ID: 12907842
DRAM consists of multiple resources called banks that can be accessed in parallel and independently maintain state information…
Expand
Highly Cited
2013
Highly Cited
2013
Software for ensemble-based data assimilation systems - Implementation strategies and scalability
L. Nerger
,
W. Hiller
Computational Geosciences
2013
Corpus ID: 7778912
Highly Cited
2011
Highly Cited
2011
PRET DRAM controller: Bank privatization for predictability and temporal isolation
Jan Reineke
,
Isaac Liu
,
Hiren D. Patel
,
Sungjun Kim
,
Edward A. Lee
International Conference on Hardware/Software…
2011
Corpus ID: 16541679
Hard real-time embedded systems employ high-capacity memories such as Dynamic RAMs (DRAMs) to cope with increasing data and code…
Expand
Highly Cited
2009
Highly Cited
2009
NVIDIA ’ s Fermi : The First Complete GPU Computing Architecture
P. Glaskowsky
2009
Corpus ID: 17617862
Highly Cited
2007
Highly Cited
2007
Efficient design space exploration for application specific systems-on-a-chip
G. Ascia
,
V. Catania
,
A. D. Nuovo
,
M. Palesi
,
Davide Patti
Journal of systems architecture
2007
Corpus ID: 15259806
Highly Cited
1994
Highly Cited
1994
Cache profiling and the SPEC benchmarks: a case study
A. Lebeck
,
D. Wood
Computer
1994
Corpus ID: 15467489
A vital tool-box component, the CProf cache profiling system lets programmers identify hot spots by providing cache performance…
Expand
Review
1993
Review
1993
Mint Tutorial and User Manual
J. Veenstra
1993
Corpus ID: 56908579
This document describes Mint, a MIPS code interpreter for parallel programs. Mint generates memory reference traces that can be…
Expand
Highly Cited
1992
Highly Cited
1992
System-level synthesis using re-programmable components
Rajesh K. Gupta
,
G. Micheli
[] Proceedings The European Conference on Design…
1992
Corpus ID: 13287503
The authors formulate the synthesis problem of complex behavioral descriptions with performance constraints as a hardware…
Expand
Highly Cited
1990
Highly Cited
1990
Profile guided code positioning
Karl Pettis
,
R. C. Hansen
,
J. Davidson
SIGP
1990
Corpus ID: 52870165
This paper presents the results of our investigation of code positioning techniques using execution profile data as input into…
Expand
Review
1982
Review
1982
The 801 minicomputer
G. Radin
ASPLOS I
1982
Corpus ID: 2350527
This paper provides an overview of an experimental system developed at the IBM T. J. Watson Research Center. It consists of a…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE