Memory controller

Known as: Memory scrambling, MCU, Memory controller unit 
The memory controller is a digital circuit that manages the flow of data going to and from the computer's main memory. A memory controller can be a… (More)
Wikipedia

Related topics

Related topics

50 relations
8-bitAdrenoApollo VP3Apple A6X
(More)

Broader (1)

Computer memory

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2010
Highly Cited
2010
ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers
Modern chip multiprocessor (CMP) systems employ multiple memory controllers to control access to main memory. The scheduling… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table 1
Is this relevant?
Highly Cited
2010
Highly Cited
2010
Simple but Effective Heterogeneous Main Memory with On-Chip Memory Controller Support
System-in-Package (SiP) and 3D integration are promising technologies to bring more memory onto a microprocessor package to… (More)
  • figure 1
  • figure 2
  • figure 4
  • table I
  • table II
Is this relevant?
Highly Cited
2009
Highly Cited
2009
An Analyzable Memory Controller for Hard Real-Time CMPs
Multicore processors (CMPs) represent a good solution to provide the performance required by current and future hard real-time… (More)
  • figure 1
  • figure 2
  • table I
Is this relevant?
Highly Cited
2009
Highly Cited
2009
Achieving predictable performance through better memory controller placement in many-core CMPs
In the near term, Moore's law will continue to provide an increasing number of transistors and therefore an increasing number of… (More)
  • figure 1
  • figure 2
  • table 1
  • figure 3
  • figure 4
Is this relevant?
Highly Cited
2007
Highly Cited
2007
Predator: A predictable SDRAM memory controller
Memory requirements of intellectual property components (IP) in contemporary multi-processor systems-on-chip are increasing… (More)
  • table 1
  • figure 1
  • figure 2
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2004
Highly Cited
2004
Memory Controller Optimizations for Web Servers
  • Scott Rixner
  • 37th International Symposium on Microarchitecture…
  • 2004
This paper analyzes memory access scheduling and virtual channels as mechanisms to reduce the latency of main memory accesses by… (More)
  • table 1
  • table 2
  • figure 1
  • figure 2
  • table 3
Is this relevant?
Highly Cited
2003
Highly Cited
2003
Scaling and bandwidth-parameterization based controller tuning
A new set of tools, including controller scaling, controller parameterization and practical optimization, is presented to… (More)
  • figure 2.2
  • figure 3.1
  • table 3.1
  • figure 3.2
  • figure 3.4
Is this relevant?
Highly Cited
2001
Highly Cited
2001
The Impulse Memory Controller
Impulse is a memory system architecture that adds an optiona l level of address indirection at the memory controller… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2001
Highly Cited
2001
Memory controller policies for DRAM power management
The increasing importance of energy e ciency has produced a multitude of hardware devices with various power management features… (More)
  • table 1
  • figure 1
  • table 2
  • figure 2
  • figure 3
Is this relevant?
Highly Cited
1999
Highly Cited
1999
Impulse: Building a Smarter Memory Controller
Impulse is a new memory system architecture that adds two important features to a traditional memory controller. First, Impulse… (More)
  • figure 1
  • figure 3
  • figure 2
  • figure 4
  • table 1
Is this relevant?