Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Memory controller

Known as: Memory scrambling, MCU, Memory controller unit 
The memory controller is a digital circuit that manages the flow of data going to and from the computer's main memory. A memory controller can be a… Expand
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Review
2017
Review
2017
Purpose This study aims to identify integrated marketing communication (IMC) antecedents and the consequences of planned… Expand
  • table I
Is this relevant?
Highly Cited
2010
Highly Cited
2010
Modern chip multiprocessor (CMP) systems employ multiple memory controllers to control access to main memory. The scheduling… Expand
  • figure 2
  • table 1
  • figure 4
  • figure 7
  • figure 9
Is this relevant?
Highly Cited
2009
Highly Cited
2009
Participants are not always as diligent in reading and following instructions as experimenters would like them to be. When… Expand
Is this relevant?
Highly Cited
2008
Highly Cited
2008
Efficiently utilizing off-chip DRAM bandwidth is a critical issue in designing cost-effective, high-performance chip… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2007
Highly Cited
2007
Memory requirements of intellectual property components (IP) in contemporary multi-processor systems-on-chip are increasing… Expand
  • table 1
  • figure 1
  • figure 2
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2007
Highly Cited
2007
  • M. Ghosh, H. Lee
  • 40th Annual IEEE/ACM International Symposium on…
  • 2007
  • Corpus ID: 8107704
DRAMs require periodic refresh for preserving data stored in them. The refresh interval for DRAMs depends on the vendor and the… Expand
  • figure 2
  • figure 3
  • figure 4
  • figure 5
  • table 1
Is this relevant?
Highly Cited
2004
Highly Cited
2004
  • S. Rixner
  • 37th International Symposium on Microarchitecture…
  • 2004
  • Corpus ID: 635945
This paper analyzes memory access scheduling and virtual channels as mechanisms to reduce the latency of main memory accesses by… Expand
  • table 1
  • table 2
  • figure 1
  • figure 2
  • table 3
Is this relevant?
Highly Cited
2003
Highly Cited
2003
  • Z. Gao
  • Proceedings of the American Control Conference…
  • 2003
  • Corpus ID: 538993
A new set of tools, including controller scaling, controller parameterization and practical optimization, is presented to… Expand
  • figure 2.2
  • figure 3.1
  • figure 3.2
  • figure 3.3
  • figure 4.1
Is this relevant?
Highly Cited
2001
Highly Cited
2001
Impulse is a memory system architecture that adds an optional level of address indirection at the memory controller. Applications… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
1999
Highly Cited
1999
Impulse is a new memory system architecture that adds two important features to a traditional memory controller. First, Impulse… Expand
  • figure 1
  • figure 3
  • figure 2
  • figure 4
  • table 1
Is this relevant?