Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 231,142,859 papers from all fields of science
Search
Sign In
Create Free Account
Loop-level parallelism
Known as:
Loop level parallelism
Loop-level parallelism is a form of parallelism in software programming that is concerned with extracting parallel tasks from loops. The opportunity…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
19 relations
Amdahl's law
Control flow
Data parallelism
Distributed memory
Expand
Broader (1)
Parallel computing
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2011
2011
Efficient loop-level parallelism in Ada
M. Hind
,
E. Schonberg
TRI-Ada
2011
Corpus ID: 7770309
Parallelism in scientific applications can most often be found at the loop level. Although Ada supports parallelism via the task…
Expand
2011
2011
Data locality and parallelism optimization using a constraint-based approach
O. Ozturk
J. Parallel Distributed Comput.
2011
Corpus ID: 14946428
2009
2009
A VLIW Vector Media Coprocessor With Cascaded SIMD ALUs
Takahisa Wada
,
S. Ishiwata
,
+4 authors
M. Nakagawa
IEEE Transactions on Very Large Scale Integration…
2009
Corpus ID: 9995750
High-definition video applications, such as digital TV and digital video cameras, require high processing performance for high…
Expand
2007
2007
Exploiting Loop-Level Parallelism for SIMD Arrays Using OpenMP
Con Bradley
,
Benedict R. Gaster
International Workshop on OpenMP
2007
Corpus ID: 16587226
Programming SIMD arrays in languages such as C or FORTRAN is difficult and although work on automatic parallelizing programs has…
Expand
2007
2007
Reduction of Complexity and Automation of Parallel Execution through Loop Level Parallelism
Robert A. Tefft
,
R. Lee
International Conference on Quality Software
2007
Corpus ID: 23636632
SIMD (single instruction multiple data) is a processor architecture classification from Flynn's taxonomy. The concept is that a…
Expand
2005
2005
A Scalable GPU Architecture based on Dynamically Reconfigurable Embedded Processor
Won-Jong Lee
,
Sangoak Woo
,
+7 authors
Shihwa Lee
2005
Corpus ID: 15755310
The increasing cost of ASIC has been driving designers to choose more flexible solutions, as new chip architectures should be…
Expand
2003
2003
Compiler framework for the automatic detection of loop-level parallelism
Manuel A Silva
2003
Corpus ID: 169471495
En esta tesis se presenta un entorno de compilacion para la deteccion de paralelismo de grano grueso en bucles que contienen…
Expand
2001
2001
The Scalability of Loop-Level Parallelism
D. Pressel
2001
Corpus ID: 60270312
Abstract : This report deals with the four main constraints on the scalability of programs parallelized using loop-level…
Expand
2000
2000
Porting and performance evaluation of irregular codes using OpenMP
D. Hisley
,
G. Agrawal
,
P. Satya-narayana
,
L. Pollock
Concurrency Practice and Experience
2000
Corpus ID: 18723387
In the last two years, OpenMP has been gaining popularity as a standard for developing portable shared memory parallel programs…
Expand
1986
1986
Shared Memory Emulation Algorithm for Multiprocessors
K. Yuyama
,
Z. Segall
International Conference on Parallel Processing
1986
Corpus ID: 5279511
This paper describes a library package that allows FORTRAN programs written to run on the Cray T3D using the get/put…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE