Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 227,741,293 papers from all fields of science
Search
Sign In
Create Free Account
Longitudinal redundancy check
Known as:
ISO 1155
, Horizontal redundancy check
, Longitudinal
Expand
In telecommunication, a longitudinal redundancy check (LRC) or horizontal redundancy check is a form of redundancy check that is applied…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
16 relations
ACCESS.bus
BIP-8
Check digit
Checksum
Expand
Broader (1)
Error detection and correction
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
Review
2017
Review
2017
The Influence of LWD and Tributary Confluences on the Local Grain Size Distributions of the H . J . Andrews Stream Network
B. Davis
2017
Corpus ID: 39534376
The influence of Large Woody Debris (LWD) and tributary confluences on the grain size distributions of a mountainous stream…
Expand
2015
2015
Hybrid encoded QDI combinational circuits
Fu-Chiung Cheng
,
Andi Peng
,
Xiao-Li Lin
,
Shu-Chuan Huang
IEEE International New Circuits and Systems…
2015
Corpus ID: 30363855
Quasi-Delay insensitive (QDI) circuits are the most robust and practical circuits that can be built and are resilient to process…
Expand
2014
2014
Studies in Error Correction Coding
Hannah Kirse
2014
Corpus ID: 56057093
For a proper understanding of the implementation of error correction coding schemes, a basic knowledge of communication channels…
Expand
2008
2008
A Fast and Accurate Stereo Matching Algorithm Based on Epipolar lLne Restriction
Wei Han
,
Jiang-bin Zheng
,
Xiu-xiu Li
International Congress on Image and Signal…
2008
Corpus ID: 14692734
A novel algorithm is proposed for solving the overlapped marker matching issues and satisfying speed requirement in a 3D video…
Expand
1990
1990
A top-down built-in self-test design in VLSI testing
C.-i.H. Chen
IEEE International Symposium on Circuits and…
1990
Corpus ID: 62548811
A top-down design of test generation and response analysis for built-in self-test (BIST) is proposed. The design procedure is…
Expand
1990
1990
An efficient approach to test verification for VLSI circuits
C.-i.H. Chen
International Symposium on Computational…
1990
Corpus ID: 61242894
A novel fault-detection scheme, called DRC (delay redundancy check), is proposed. This scheme is designed to be combined with VRC…
Expand
1980
1980
An LSI Implementation of an Intelligent CRC Computer and Programmable Character Comparator
A. Weissberger
IEEE transactions on computers
1980
Corpus ID: 20389534
Manufacturers of MOS microprocessors have been expanding their product families to include function or task oriented LSI…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE