Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Hardware verification language

Known as: HVL, Hardware verification languages 
A hardware verification language, or HVL, is a programming language used to verify the designs of electronic circuits written in a hardware… Expand
Wikipedia

Related topics

Related topics

10 relations
C++Hardware description languageHigh-level programming languageJava
Expand

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2012
2012
An aspect-oriented, model-driven approach to functional hardware verification
The cost of correcting errors in the design of an embedded system's hardware components can be higher than for its software… Expand
  • figure 1
  • figure 3
  • figure 4
  • figure 5
  • figure 6
Is this relevant?
2012
2012
Monte Carlo Simulation for the Measurement of Entrance Skin Dose on Newborn and Infants
Radiation dose estimation on the newborn and infants during radiation examinations, unlike for the adults, is not actively being… Expand
Is this relevant?
2011
2011
Asymptomatic domestic dogs are carriers of Leishmania infantum: possible reservoirs host for human visceral leishmaniasis in southern Iran
In the past few years, the incidence of human visceral leishmaniasis (HVL) has increased in many districts of Fars Province… Expand
  • table 1
  • table 2
  • figure 2
  • figure 1
Is this relevant?
2009
2009
Role of Forward Model in Surface-Wave Studies to Delineate a Buried High-Velocity Layer
Procedures are tested and compared for processing Rayleigh surface wave data to obtain one-dimensional shear wave velocity… Expand
  • figure 1
  • table 1
  • figure 2
  • figure 3
  • figure 4
Is this relevant?
2008
2008
Seroepidemiological Study on Canine Visceral Leishmaniasis in Meshkin-Shahr District, Ardabil Province, Northwest of Iran during 2006-2007
Background: This study aimed to determine the seroprevalence of canine visceral leishmaniasis in Meshkin-Shahr district as… Expand
  • table 1
  • table 2
  • table 3
  • table 4
  • figure 1
Is this relevant?
2004
2004
The e Hardware Verification Language
Verification Methodologies and Environment Architecture.- Verification Methodologies.- Anatomy of a Verification Environment… Expand
  • figure 3.4
  • figure 3.6
  • figure 3.8
  • table 5.1
  • table 5.2
Is this relevant?
Highly Cited
2003
Highly Cited
2003
Race a word-level atpg-based constraints solver system for smart random simulation
  • M. A. Iyer
  • International Test Conference, . Proceedings. ITC…
  • 2003
    • Corpus ID: 12058920
Functional verijication of complex designs largely relies on the use of simulation in conjunction high-level verijication… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table 1
Is this relevant?
2001
2001
The seismic response to overpressure: a modelling study based on laboratory, well and seismic data
We investigate the seismic detectability of an overpressured reservoir in the North Sea by computing synthetic seismograms for… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2000
Highly Cited
2000
Writing Testbenches: Functional Verification of HDL Models
About the Cover. Foreword. Preface. Why This Book Is Important. What This Book Is About. What Prior Knowledge You Should Have… Expand
Is this relevant?
Highly Cited
1998
Highly Cited
1998
Spectral modeling and compilation of quantum fluence in radiography and mammography
  • J. Boone
  • Medical Imaging
  • 1998
    • Corpus ID: 121020043
A thorough assessment of the performance of an imaging system includes a measurement of the detective quantum efficiency, DQE(f… Expand
Is this relevant?
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy, Terms of Service, and Dataset License
ACCEPT & CONTINUE