Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Fast Cycle DRAM

Known as: FCRAM, Fast Cycle RAM 
Fast Cycle DRAM (FCRAM) is a type of synchronous dynamic random-access memory developed by Fujitsu and Toshiba. FCRAM has a shorter data access… Expand
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2010
2010
This DRAM architecture optimization, which appears transparent to the memory controller, significantly reduces power consumption… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
2009
2009
Driven by media-rich and bandwidth-intensive Internet applications, 100 Gigabit Ethernet embodies the next logical and necessary… Expand
  • figure 1
  • figure 2
  • figure 3
  • table I
  • figure 4
2008
2008
Fujitsu has developed a video codec LSI for the compression/decompression of high-definition television (HDTV) video in… Expand
  • figure 1
  • figure 2
  • table 1
  • figure 3
  • figure 4
2007
2007
www.xilinx.com Product Specification 1 © 2003, 2006-2007 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand… Expand
  • table 1
  • table 2
  • figure 1
  • table 5
  • table 4
2004
2004
A 256Mbit 133MHz clock rate CMOS Double Data Rate Fast Cycle Random Access Memory (DDR FCRAM) SODIMM/sup /spl reg// Module was… Expand
  • figure 1
  • figure 2
  • figure 4
  • figure 8
  • table 1
2003
2003
We have developed a novel integration scheme for FCRAM cores using a high-dielectric capacitor technology and low-temperature… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
2001
2001
We implemented POPeye (Probe of Performance+eye), a system analysis simulator to evaluate DRAM performance in a personal computer… Expand
  • figure 1
  • table 1
  • figure 2
  • figure 4
  • figure 5
2001
2001
We implemented POPeye (Probe of Performance + eye), a system analysis simulator to evaluate DRAM performance in a personal… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
1999
1999
  • Steffen Hellmold
  • International Test Conference . Proceedings (IEEE…
  • 1999
  • Corpus ID: 38777630
In a collaboration initiated in 1997, Fujitsu and Philips have jointly developed a Design-for-Test methodology to facilitate… Expand
Highly Cited
1998
Highly Cited
1998
We propose an ultra-high speed 64-Mbit DRAM, with a random address access time (tRAC) of 26 ns and an address cycle time (tRC) of… Expand
  • table 1