Skip to search formSkip to main contentSkip to account menu

Explicit data graph execution

Known as: Edge 
Explicit data graph execution, or EDGE, is a type of instruction set architecture (ISA) which intends to greatly improve computing performance… 
Wikipedia (opens in a new tab)

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2018
2018
In-order scalar RISC architectures have been the dominant paradigm in FPGA soft processor design for twenty years. Prior out-of… 
2010
2010
Limits on power consumption, complexity, and on-chip latency have focused computer architects on power-efficient designs that… 
2010
2010
EDGE (Explicit Data Graph Execution) architectures, a class of architectures distinct from traditional RISC and CISC… 
2010
2010
Previous research has shown that Explicit Data Graph Execution (EDGE) instruction set architectures (ISA) allow for power… 
2007
2007
This article consists of a collection of slides from the author's conference resentation on TRIPS, a distributed explicit data… 
2007
2007
The TRIPS hardware prototype is the first instantiation of an Explicit Data Graph Execution (EDGE) architecture. Building the… 
2006
2006
VLIW and EDGE (explicit data graph execution) architectures rely on compilers to form high-quality hyper-blocks for good… 
2005
2005
Achieving excellent power/performance ratios is easy for processor designs that have sufficiently low performance needs. The…