Skip to search formSkip to main contentSkip to account menu

EPIC

Known as: Epic (computer game) 
Epic is an action-based space flight simulator game developed by Digital Image Design and published by Ocean Software for the Amiga and Atari ST in… 
Wikipedia (opens in a new tab)

Related topics

Related topics

4 relations
CD-ROMDOSF29 RetaliatorUridium

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Review
2014
Review
2014
Survey on Need of Loop Transformations forAutomatic Parallelization
With the increasing proliferation of multicore processors, parallelization of applications has become a priority task. One… 
2013
2013
non-hydrolysis surface-enhanced Raman spectroscopy†
2013
2013
Improvements of Instruction Scheduling
Instruction Scheduling as a compiler optimization is a very powerful technique to enable instruction level parallelism for many… 
2008
2008
A New Technique for Instruction Encoding in High Performance Architectures
In this paper we propose a new technique to reduce the program footprint and the instruction fetch latency in high performance… 
2008
2008
PBIW : um esquema de codificação baseado em padrões de instrução
Trabalhos nao muito recentes ja mostravam que o aumento de velocidade nas memorias DRAM nao acompanha o aumento de velocidade dos… 
2008
2008
The 2 D-VLIW Architecture
This technical report presents the main aspects of the 2D-VLIW architecture. This architecture is being developed in the Computer… 
2003
2003
Loop Transformation Techniques To Aid In Loop Unrolling and Multithreading
In modern computer systems loops present a great deal of opportunities for increasing Instruction Level and Thread Level… 
2002
2002
Null Results in Brief Serum Insulin-like Growth Factor I ( IGF-I ) Concentration in Men Is Not Associated with the Cytosine-Adenosine Repeat Polymorphism of the IGF-I Gene 1
Introduction IGF-I is a polypeptide involved in the control of mitogenesis, cell-cycle regulation, and cell survival. Prospective… 
2001
2001
Architectural and Compiler Issues for Tolerating Latencies in Horizontal Architectures
OZER, EMRE Architectural and Compiler Issues for Tolerating Latencies in Horizontal Architectures (Under the direction of Dr… 
2001
2001
Cache Senstive Instruction Scheduling
The processor speeds continue to improve at a faster rate than the memory access times. The issue of data locality is still… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)