Skip to search formSkip to main contentSkip to account menu

Decimal128 floating-point format

Known as: Decimal128 
In computing, decimal128 is a decimal floating-point computer numbering format that occupies 16 bytes (128 bits) in computer memory.It is intended… 
Wikipedia (opens in a new tab)

Related topics

Related topics

6 relations
Densely packed decimalISO/IEC 10967Machine epsilonNaN

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2015
2015
Implementation of Optimized Floating Point Adder on FPGA
This paper presents the FPGA implementation of a Decimal Floating Point (DFP) adder. The design performs addition on 64-bit… 
2012
2012
Decimal multiplication on FPGA based on a RNS representation
Decimal arithmetic operators are an important tool in financial and commercial applications, however the related art uses the… 
2012
2012
Arithmetic Unit Implementation Using A FPGA IEEE-754-2008 Decimal 64 Floating-Point
This paper describes the FPGA implementation of a Decimal Floating Point (DFP) ALU (Arithmetic logic unit). The design performs… 
2011
2011
A FPGA IEEE-754-2008 decimal64 Floating-Point adder/subtractor
This paper describes the FPGA implementation of a Decimal Floating Point (DFP) adder/subtractor. The design performs addition and… 
2010
2010
Fast Algorithm of A 64-bit Decimal Logarithmic Converter
The paper presents an efficient algorithm to compute base-10 logarithm of a decimal number. The algorithm uses a 64-bit floating… 
2010
2010
A redundant decimal floating-point adder
Decimal floating-point addition is important for financial and business applications. There has been a growing interest in… 
2009
2009
A new decimal antilogarithmic converter
This paper presents a new design and implementation of a 32-bit decimal floating-point (DFP) antilogarithmic converter based on… 
2009
2009
A 32-bit Decimal Floating-Point Logarithmic Converter
This paper presents a new design and implementation of a 32-bit decimal floating-point (DFP) logarithmic converter based on the… 
2009
2009
A FPGA IEEE-754-2008 Decimal64 Floating-Point Multiplier
This paper describes the design and implementation of a hardware module to calculate the decimal floating-point DFP… 
2008
2008
A decimal fully parallel and pipelined floating point multiplier
Decimal arithmetic is important in several commercial applications including financial analysis, banking, tax calculation… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)