Skip to search formSkip to main contentSkip to account menu

DPLL algorithm

Known as: Davis-Putnam-Logemann-Loveland algorithm, Davis–Putnam–Logemann–Loveland algorithm, DPLL-Algorithm 
In computer science, the Davis–Putnam–Logemann–Loveland (DPLL) algorithm is a complete, backtracking-based search algorithm for deciding the… 
Wikipedia (opens in a new tab)

Related topics

Related topics

34 relations
Answer set programmingAutomated planning and schedulingAutomated theorem provingBackjumping

Broader (1)

Constraint programming

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2015
2015
Zero crossing algorithm based phase recovery for DPLL based wireless communication
Recent trends in the field of wireless communication have seen emphasis being given on very high quality reception of signals… 
2011
2011
Performance Evaluation of Digital Coherent Receivers for Phase-Modulated Radio-Over-Fiber Links
The performance of optical phase-modulated (PM) radio-over-fiber (RoF) links assisted with coherent detection and digital signal… 
2010
2010
A calibration-free 800MHz fractional-N digital PLL with embedded TDC
Digital Phase-Locked Loops (DPLLs), which are amenable to CMOS process scaling, have recently been demonstrated for both wireless… 
2009
2009
Symbolic Techniques in Propositional Satisfiability Solving
Search-based techniques in propositional satisfiability (SAT) solving have been enormously successful, leading to what is… 
2007
2007
Technique to Reduce the Resolution Requirement of Digitally Controlled Oscillators for Digital PLLs
Phase-locked loops (PLLs) are a critical component in modern systems. Digital PLLs (DPLLs) are increasingly popular in CMOS… 
Review
2006
Review
2006
Implementing Survey Propagation on Graphics Processing Units
We show how to exploit the raw power of current graphics processing units (GPUs) to obtain implementations of SAT solving… 
2006
2006
Design of a 1GHz Digital PLL Using 0.18\mu m CMOS Technology
A digital phase-locked loop (DPLL) is designed and is shown to have 1GHz operation with lock time of 643.36ns. The lock time was… 
1996
1996
Frequency granularity in digital phaselock loops
The frequency of a digital phaselock loop (DPLL) is necessarily quantized. Feedback around the quantizing nonlinearity leads to a… 
1995
1995
A performance analysis of a digital PLL based MPSK demodulator
This paper presents a generalized nonlinear (Markov) analysis technique that is used to evaluate the statistical performance of… 
Highly Cited
1989
Highly Cited
1989
All digital phase-locked loop: concepts, design and applications
The concepts of an all digital phase-locked loop (DPLL), which contains a purely digital phase detector, loop filter and voltage… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)