Skip to search formSkip to main contentSkip to account menu

Coremark

CoreMark is a benchmark that aims to measure the performance of central processing units (CPU) used in embedded systems. It was developed in 2009 by… 
Wikipedia (opens in a new tab)

Related topics

Related topics

9 relations
Benchmark (computing)Central processing unitCyclic redundancy checkDhrystone

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2019
2019
An Adaptive Multitasking Superscalar Processor
For CPUs, the design tradeoffs between high-performance computing and low-power consumption can be made a run-time decision… 
2018
2018
Reduction of Instruction Increase Overhead by STRAIGHT Compiler
It is effective to remove false dependencies to efficiently perform out-of-order (OoO) execution which improves single thread… 
2018
2018
Energy-Delay Trade-Offs in Instruction Register File Design
In order to decrease latency and energy consumption, processors use hierarchical memory systems to store temporally and spatially… 
2017
2017
A Case Study of Energy Efficiency on a Heterogeneous Multi-Processor
In this extended abstract, we present a case study of powerefficiency on a heterogeneous multi-core processor, Exynos 5422 based… 
2017
2017
TLM Virtual Platform for Fast and Accurate Power Estimation
Power estimation at system-level is essential to address today's growing electronic design challenges with the paradigm shift in… 
2016
2016
The HF-RISC processor: Performance assessment
This paper presents HF-RISC, a 32-bit RISC processor, along with its associated programming toolchain. The instruction set… 
2015
2015
Implementation of the ADELITE Microcontroller for Biomedical Applications
Recently, we are witnessing a rapid development in many fields of science, including medicine and healthcare. One of the visible… 
2015
2015
A dual-issue embedded processor for low power devices
While energy efficiency is essential to extend the battery life of embedded devices, performance cannot be ignored. High… 
2015
2015
4.4 Energy-efficient microserver based on a 12-core 1.8GHz 188K-CoreMark 28nm bulk CMOS 64b SoC for big-data applications with 159GB/S/L memory bandwidth system density
MicroServers integrate an entire server motherboard into a single Server-on-a-Chip (SoC), excluding DRAM, NOR-boot and power… 
2010
2010
Adapting an FPGA-optimized microprocessor to the MIPS32 instruction set
Nowadays, FPGAs are large enough to host entire system-on-chip designs, wherein a soft core processor is often an integral part… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)