Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 238,935,002 papers from all fields of science
Search
Sign In
Create Free Account
Cell Array Analysis
Known as:
Analyses, Cell Array
, Cell Array Analyses
, Analysis, Cell Array
Expand
National Institutes of Health
Create Alert
Alert
Related topics
Related topics
1 relation
Broader (1)
Tissue Array Analysis
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2016
2016
Design and Implementation of Network Chip for Wireless and Wired Peripherals with Serial Communication
P. AnjaliDevan
,
A. Mathew
2016
Corpus ID: 55758874
Wireless sensor networks (WSNs) have gained worldwide attention in recent years. Unlike traditional networks, a WSN has its own…
Expand
2015
2015
A 27 . 6 μ W 315 MHz low-complexity OOK receiver with on-off RF front-end
M. Kadoshima
,
K.
,
Maekawa
,
T. Yomogita
,
M. Kudo
,
K. Kitamori
2015
Corpus ID: 96445980
This paper presents a receiver design with the on-off keying (OOK) modulation at 315MHz frequency. In this design, we propose a…
Expand
2013
2013
Design of Temperature Control Simulation System with FPGA
P. Barve
,
Payal Ghutke
,
Reasearch Scholar
2013
Corpus ID: 212448477
— This paper describes FPGA implementation of a Fuzzy Logic Controller (FLC) using VHDL for temperature control (FTC). This paper…
Expand
2012
2012
Floating-Point FIELD-Programmable Gate Array (FPFPGA): Design and Mock-Up
P. Prasad
,
K. Rajasekhar
2012
Corpus ID: 18697872
Aim of the project is Design for a reconfigurable device that is specifically optimized for floating-point applications. Fine…
Expand
2009
2009
임베디드 스마트 응용을 위한 신경망기반 SoC
봉균 이
2009
Corpus ID: 195900609
This paper presents a programmable System-On-a-chip (SoC) for various embedded smart applications that need Neural Network…
Expand
2007
2007
DEVELOPMENT OF FLEXIBLE AND LOGIC-RECONFIGURABLE VME BOARDS
T. Kudo
,
T.Ohata
,
T.Hirono
2007
Corpus ID: 64296851
We developed logic-reconfigurable VME boards with high flexibility. The board has two parts, a base board and two I/O daughter…
Expand
2007
2007
Differential Mode CMOS Active Pixel Sensor (APS) for Optically Programmable Gate Array (OPGA)
S. Ay
,
S. Barna
,
E. Fossum
2007
Corpus ID: 6996591
A differential mode CMOS active pixel sensor (APS) was designed, fabricated, and tested as part of an optically programmable gate…
Expand
2006
2006
OVER AIRCRAFT POWER LINES : A PRACTICAL IMPLEMENTATION
Hai-Ting Tian
,
T. Trojak
,
C. Jones
2006
Corpus ID: 14093616
This paper presents a practical implementation of a hardware design for transmission of data over aircraft power lines. The…
Expand
2002
2002
A New Approach to Implement Chaotic Generators Based on Filed Programmable Gate Array ( FPGA )
M. Aseeri
,
M. Sobhy
2002
Corpus ID: 16468953
In this paper, we introduce a new method to implement chaotic generators based on Henon map chaotic system given by the state…
Expand
2000
2000
A Software Radio Development Platform PCP200, Partnering''C6x with Virtex FPGA
J. Meng
,
S. Bai
,
K. T. Heng
,
W. Yung
2000
Corpus ID: 1471327
Software Radios have been widely studied as a solution to support multiple competing and incompatible air interface standards in…
Expand