Skip to search formSkip to main contentSkip to account menu

Blitter

Known as: Blitter chip 
In a computer system, a blitter is a circuit, sometimes as a coprocessor or a logic block on a microprocessor, that is dedicated to the rapid… 
Wikipedia (opens in a new tab)

Related topics

Related topics

48 relations
2D computer graphicsAmiga Advanced Architecture chipsetAmiga Advanced Graphics ArchitectureAmiga Hombre chipset

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2019
2019
Joint Exploration and Analysis of High-Dimensional Design–Occupancy Templates
Crowd simulations provide a practical approach to evaluate building design alternatives with respect to human-centric criteria… 
2016
2016
Remote Rendering and Rendering in Virtual Machines
The remote access of computers can be accomplished numerous ways. A common remote access method is secure shell (SSH). It is… 
2008
2008
A Multi-thread Processor Architecture With Dual Phase Variable-Length Instructions
Most of multimedia processors for 2D/3D graphics acceleration use a lot of integer/floating point arithmetic units. We present a… 
2008
2008
Efficient designs of flaoting-point CORDIC rotation and vectoring operations
Two processor designs are presented that can compute CORDIC rotation and vectoring operations in floating-point representation… 
2004
2004
Particle rendering engine in DSP and FPGA
We present an algorithm for rendering 3D point-clouds, which exploits an FPGA chip coupled with a DSP processor on an… 
2003
2003
Real-time view-dependent image warping to correct non-linear distortion for curved Virtual Showcase displays
2001
2001
Improving Navigation Efficiency with Artificial Force Field
Evolution of 3D graphics acceleration hardware has enabled novel user interface designs for many new applications running on a… 
2000
2000
Multiresolution geometric models
Review
2000
Review
2000
Efficiently computing and updating triangle strips for real-time rendering
1994
1994
A single chip multimedia video processor
This paper describes the architecture of a "state of the art" scalable DSP processing system on a single chip. The chip is called… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)