Skip to search formSkip to main contentSkip to account menu

Bit cell

A bit cell is the length of tape, the area of disc surface, or the part of an integrated circuit in which a single bit is recorded. The smaller the… 
Wikipedia (opens in a new tab)

Related topics

Related topics

9 relations
Areal density (computer storage)CodeComputer data storageDisk storage

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2020
2020
Variation Analysis, Fault Modeling and Yield Improvement of Emerging Spintronic Memories
The demand for high performance and low power consumption for modern computing devices have resulted in aggressive technology… 
2018
2018
Physical Modeling of Bitcell Stability in Subthreshold SRAMs for Leakage–Area Optimization under PVT Variations
Subthreshold SRAM design is crucial for addressing the memory bottleneck in energy constrained applications. While statistical… 
2017
2017
Design & Implementation of Subthreshold Memory Cell design based on the primary constraints
As there is a demand for portable electronic systems or devices, there is an incremental growth in the technology in the past few… 
2016
2016
READ STABILITY ANALYSIS OF 6 T SRAM BIT CELL
Static Random Access Memory (SRAM) cell stability is the important concern in nanometre technologies due to the intra-die… 
2011
2011
Adiabatic 5T SRAM
In this paper an effort is made to design an energy efficient 5T SRAM in 65nm technology. The energy recovery driver saves energy… 
2011
2011
D EEP S UB -M ICRON SRAM D ESIGN FOR DRV A NALYSIS AND L OW L EAKAGE
This paper deals with the design opportunities of Static Random Access Memory (SRAM) for lower power consumption and propagation… 
2010
2010
Linear and non-linear contributions to the visual sensitivity of neurons in primate lateral geniculate nucleus
Several parallel pathways convey retinal signals to the visual cortex of primates. The signals of the parvocellular (P) and… 
2009
2009
16Mb Split Gate Flash Memory with Improved Process Window
This paper reports on recent bitcell optimizations that improve drive current and program performance. The 16 Mb and 32 Mb array… 
2009
2009
Systems and methods for handling negative bias temperature instability stress in memory bitcells
A system and method reduce stress caused by NBTI effects by determining if a trigger event has occurred and if so inverting all… 
2007
2007
Modeling SRAM Failure Rates to Enable Fast , Dense , Low-Power Caches 1 Architecture Technology Group
The embedded memory hierarchy of microprocessors and systems-on-a-chip plays a critical role in the overall system performance…