Binary clock

Known as: Binary Watch, Binary clocks 
A binary clock is a clock that displays the time of day in a binary format. Originally, such clocks showed each decimal digit of sexagesimal time as… (More)
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2018
2018
Since inception, almost discrete systems are working on binary logic. These systems are best till date, however to conform the… (More)
  • figure 1
  • table I
  • table II
  • figure 2
  • figure 3
Is this relevant?
2013
2013
A multi-valued logic (MVL) circuit includes a MVL clock generator that generates a MVL clock signal having three or more ith MVL… (More)
  • figure 2
  • figure 4
  • figure 6
  • figure 11
  • figure 13
Is this relevant?
2012
2012
Period jitter plays a critical role in global clock distribution design, because it directly impacts the time available for logic… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table I
Is this relevant?
2012
2012
Some high performance digital integrated circuits use multi-phase clock distribution systems with level-sensitive latches as… (More)
  • figure 2
  • figure 1
  • figure 3
  • figure 4
  • table 2
Is this relevant?
2009
2009
As device dimensions shrink to deep sub-micron ranges, the hot-carrier effect is a main concern for the long-term reliability. It… (More)
  • figure 1
  • table 1
  • figure 2
  • figure 3
  • figure 4
Is this relevant?
2009
2009
In this paper, we introduce two methods to implement clock synchronization in Fiber Channel. One is based on ELS (Extended Link… (More)
  • figure 2
  • table 2
Is this relevant?
2008
2008
Period jitter plays a critical role in global clock distribution, because it directly impacts the time available for logic… (More)
  • figure 1
  • figure 4
  • figure 5
  • figure 3
  • figure 6
Is this relevant?
2007
2007
This paper explores an activity-sensitive clock gating technique for low-power design of VLSI clock networks. The concept of… (More)
  • figure 1
  • figure 2
  • table 1
  • table 2
  • figure 4
Is this relevant?
2002
2002
This paper presents an activity-sensitive clock tree construction technique for low power design of VLSI clock networks. We… (More)
  • figure 1
  • table I
  • figure 2
  • table II
Is this relevant?
1984
1984
Two designs of a fault-tolerant clocking system are described: a time-discrete design based on autonomous oscillators and a time… (More)
  • figure 1
  • figure 2
  • figure 4
  • figure 5
  • figure 6
Is this relevant?