Skip to search formSkip to main contentSkip to account menu

Binary clock

Known as: Binary Watch, Binary clocks 
A binary clock is a clock that displays the time of day in a binary format. Originally, such clocks showed each decimal digit of sexagesimal time as… 
Wikipedia (opens in a new tab)

Related topics

Related topics

3 relations
Analog signalBinary-coded decimalDigital data

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2018
2018
Ternary Clock Signal Generation Using Binary Clock Signals
  • V. T. Gaikwad
  • International Conference on Inventive Research in…
  • 2018
  • Corpus ID: 57378721
Since inception, almost discrete systems are working on binary logic. These systems are best till date, however to conform the… 
2016
2016
The Triangular Binary Clock
Abstract A new idea for a binary clock is presented. It displays the time using a triangular array of 15 lamps each representing… 
2015
2015
SAT based low power scheduling and module binding with clock gating
In today's circuit designs, with increasing density of devices and fast augmentation of clock frequencies, low-power design is a… 
2012
2012
Compact Expressions for Supply Noise Induced Period Jitter of Global Binary Clock Trees
Period jitter plays a critical role in global clock distribution design, because it directly impacts the time available for logic… 
2012
2012
Discrete Fractional Clock Generation for Systems-on-FPGA
This article describes an inexpensive way of clock generation for FPGA-based circuit cores, which reduces the number of external… 
2009
2009
Synthesis of Anti-Aging Gated Clock Designs
As device dimensions shrink to deep sub-micron ranges, the hot-carrier effect is a main concern for the long-term reliability. It… 
2008
2008
Compact expressions for period jitter of global binary clock trees
Period jitter plays a critical role in global clock distribution, because it directly impacts the time available for logic… 
2007
2007
Activity-sensitive clock design for low power consumption
This paper explores an activity-sensitive clock gating technique for low-power design of VLSI clock networks. The concept of… 
1996
1996
Constrained Embedding Probability for Two Binary Strings
An exponentially small upper bound on the probability that a given binary string of length $n$ can be embedded into a uniformly… 
1993
1993
Skew reduction in clock trees using wire width optimization
A novel technique for designing binary clock trees with reduced delay and near-zero skew is described. Starting with the minimum… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)