Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 227,349,725 papers from all fields of science
Search
Sign In
Create Free Account
BANG file
Known as:
Bang
, Bangfile
A BANG file (balanced and nested grid file) is a point access method which divides space into a nonperiodic grid. Each spatial dimension is divided…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
2 relations
Grid file
Mainframe computer
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2009
Highly Cited
2009
Adaptive and optimal control of a non-linear process using intelligent controllers
N. S. Bhuvaneswari
,
G. Uma
,
T. Rangaswamy
Applied Soft Computing
2009
Corpus ID: 205700153
2009
2009
Simple robust technique using time delay estimation for the control and synchronization of Lorenz systems
Maolin Jin
,
P. Chang
2009
Corpus ID: 17332092
Highly Cited
2008
Highly Cited
2008
A 40 Gb/s CMOS Serial-Link Receiver With Adaptive Equalization and Clock/Data Recovery
Chih-Fan Liao
,
Shen-Iuan Liu
IEEE Journal of Solid-State Circuits
2008
Corpus ID: 16582595
This paper presents a 40 Gb/s serial-link receiver including an adaptive equalizer and a CDR circuit. A parallel-path equalizing…
Expand
Review
2006
Review
2006
The Design of Sites: Patterns for Creating Winning Web Sites (2nd Edition)
D. K. V. Duyne
,
J. Landay
,
Jason I. Hong
2006
Corpus ID: 209746167
Praise for the second edition of The Design of Sites"In my worldwide IBM marketing role, I have the benefit of working with some…
Expand
Highly Cited
2004
Highly Cited
2004
Response-based decision trees to trigger one-shot stabilizing control
Kejun Mei
,
S. Rovnyak
IEEE Transactions on Power Systems
2004
Corpus ID: 44575427
This paper describes a method for developing response-based decision trees (DTs) to trigger stabilizing control. The DT inputs…
Expand
Highly Cited
2003
Highly Cited
2003
A 40 Gb/s clock and data recovery circuit in 0.18 μm CMOS technology
J. Lee
,
B. Razavi
2003
Corpus ID: 17286452
A phase-locked clock and data recovery circuit incorporates a multiphase LC oscillator and a quarter-rate bang-bang phase…
Expand
Highly Cited
2001
Highly Cited
2001
A fully integrated 40-Gb/s clock and data recovery IC with 1: 4 DEMUX in SiGe technology
M. Reinhold
,
C. Dorschky
,
+6 authors
J. Mattia
IEEE J. Solid State Circuits
2001
Corpus ID: 61321587
In this paper, a fully integrated 40-Gb/s clock and data recovery (CDR) IC with additional 1:4 demultiplexer (DEMUX…
Expand
Highly Cited
2000
Highly Cited
2000
Second-order power control with asymptotically fast convergence
R. Jäntti
,
Seong-Lyun Kim
IEEE Journal on Selected Areas in Communications
2000
Corpus ID: 24786316
This paper proposes a distributed power control algorithm that uses power levels of both current and previous iterations for…
Expand
Highly Cited
1996
Highly Cited
1996
Adaptive fuzzy power control for CDMA mobile radio systems
P. Chang
,
B. Wang
1996
Corpus ID: 61896214
Introduces a new application of fuzzy-logic control (FLC) to power control in a DS/CDMA cellular system over mobile fading radio…
Expand
Highly Cited
1990
Highly Cited
1990
Near-Minimum Time, Closed-Loop Slewing of Flexible Spacecraft
S. Vadali
,
J. Junkins
,
R. Byers
1990
Corpus ID: 121361206
The near-minimum time single-axis slewing of a flexible spacecraft with simultaneous suppression of vibration of elastic modes is…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE