Skip to search formSkip to main contentSkip to account menu

Wafer backgrinding

Known as: Backlap, Wafer thinning 
Wafer backgrinding is a semiconductor device fabrication step during which wafer thickness is reduced to allow for stacking and high density… 
Wikipedia (opens in a new tab)

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2013
Highly Cited
2013
This paper presents ultra-thin silicon chips (flex-chips) on flexible foils, realized through post-processing steps such as wafer… 
Highly Cited
2010
Highly Cited
2010
Pre-bond test is preferred for a three-dimensional integrated circuit (3D IC), since it reduces stacking yield loss and thus… 
Review
2009
Review
2009
Today's miniaturization and performance requirements result in the usage of high-density integration and packaging technologies… 
Review
2008
Review
2008
An overview of wafer-level three-dimensional (3D)) integration technology is provided. The basic reasoning for pursuing 3D… 
2008
2008
This paper presents several key technologies developed for high density 3D integration by circuit stacking, i.e. with an inter… 
2008
2008
In order to achieve the shorter circuit design of multiple chips, three-dimensional (3D) packaging technologies with through… 
Highly Cited
2006
Highly Cited
2006
A three-dimensional (3-D) integration technology has been developed for the fabrication of a new 3-D shared-memory test chip… 
Highly Cited
2006
Highly Cited
2006
Using standard single damascene type techniques on bulk-Si, combined on one hand with extreme wafer thinning and on the other… 
2005
2005
Abstract Sediments of the mid‐Pliocene (c. 3.4–3.0 Ma) Tangahoe Formation exposed in cliffs along the South Taranaki coastline of… 
2004
2004
A through-silicon via (TSV) process provides a means of implementing complex, multichip systems entirely in silicon, with a…