Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Random logic

Random logic is a semiconductor circuit design technique that translates high-level logic descriptions directly into hardware features such as AND… Expand
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2015
Highly Cited
2015
Globalization of the integrated circuit (IC) design industry is making it easy for rogue elements in the supply chain to pirate… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2012
2012
The disaggregation of the semiconductor design and manufacturing process has resulted in integrated circuit (IC) piracy becoming… Expand
  • table I
  • figure 1
  • figure 2
  • figure 3
  • figure 4
Is this relevant?
2011
2011
Networks-on-Chip (NoCs) are implicitly fault tolerant due to their inherent redundancy. They can overcome defective cores, links… Expand
  • figure 1
  • figure 3
  • figure 2
  • figure 5
  • figure 4
Is this relevant?
Highly Cited
2010
Highly Cited
2010
In this paper we propose a new Delay-PUF architecture that is expected to solve the current problem of Delay-PUF that it is easy… Expand
  • figure 1
  • figure 2
  • figure 5
  • figure 7
  • figure 8
Is this relevant?
2009
2009
Abstract—Structural on-line self-test may be performed to detect permanent faults and avoid their accumulation. This paper… Expand
  • figure 2
  • figure 1
  • figure 3
  • figure 4
  • table II
Is this relevant?
2002
2002
The same defects that degrade device yield also affect device reliability. The complete theory is complicated and depends on… Expand
  • figure 1
  • figure 3
  • figure 2
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2002
Highly Cited
2002
This paper presents an empirical investigation on the soft error sensitivity (SES) of microprocessors, using the picoJava-II as… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
1995
1995
In this paper, we present a new scheduling algorithm that generates area-efficient register transfer level datapaths with… Expand
  • figure 2
  • figure 1
  • figure 4
  • figure 5
  • figure 4
Is this relevant?
Highly Cited
1982
Highly Cited
1982
  • M. Feuer
  • IEEE Transactions on Computers
  • 1982
  • Corpus ID: 1931357
This paper develops a relation between the partitioning properties of computer logic and the distribution of connection lengths… Expand
  • figure 1
  • figure 3
Is this relevant?
Highly Cited
1975
Highly Cited
1975
After a discussion of the reasons for choosing to implement logic in array form. a detailed description of the nature of array… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 6
Is this relevant?