Skip to search formSkip to main contentSkip to account menu

Place and route

Known as: Placement and routing 
Place and route is a stage in the design of printed circuit boards, integrated circuits, and field-programmable gate arrays. As implied by the name… 
Wikipedia (opens in a new tab)

Related topics

Related topics

29 relations
Circuit diagramComponent placementElectronic componentElectronic design automation

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2019
2019
A Dynamic Programming-Based, Path Balancing Technology Mapping Algorithm Targeting Area Minimization
Path balancing technology mapping is a method of mapping a technology-independent logical description of a circuit, such as a… 
Review
2016
Review
2016
Computational Optimization of Placement and Routing using Genetic Algorithm
In the VLSI chip designing process, Floor-planning is one of the vital stages which in turn have Placement and Routing tasks… 
2011
2011
An Analytical Model of the Propagation Induced Pulse Broadening (PIPB) Effects on Single Event Transient in Flash-Based FPGAs
A methodology for characterization of Propagation Induced Pulse Broadening (PIPB) effects concerning the Single Event Transients… 
2007
2007
Area and Power Modeling for Networks-on-Chip with Layout Awareness
Networks-on-Chip (NoCs) are emerging as scalable interconnection architectures, designed to support the increasing amount of… 
2006
2006
Elementary block based 2-dimensional dynamic and partial reconfiguration for Virtex-II FPGAs
The development of field programmable gate arrays (FPGAs) had tremendous improvements in the last few years. They were extended… 
2004
2004
Design automation and analysis of three-dimensional integrated circuits
This dissertation concerns the design of circuits and systems for an emerging technology known as three-dimensional integration… 
1995
1995
Geometric interconnection and placement algorithms
This dissertation examines a number of geometric interconnection, partitioning, and placement problems arising in the field of… 
1995
1995
Performance-driven simultaneous place and route for island-style FPGAs
Sequential place and route tools for FPGAs are inherently weak at addressing both wirability and timing optimizations. This is… 
1992
1992
An automatic layout generator for analog circuits
A 'design by example' approach to automatic layout generation for analog circuits is presented. This approach uses a sample… 
Highly Cited
1978
Highly Cited
1978
Methods for Hierarchical Automatic Layout of Custom LSI Circuit Masks
A new automatic IC mask layout code is described which avoids most of the problems inherent in the present generation of layout… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)