Skip to search formSkip to main contentSkip to account menu

N-4-(4-fluorophenylaminosulfonyl)benzoisoselenothiazolidone

Known as: N-FPhNS-BIST 
National Institutes of Health

Related topics

Related topics

3 relations

Broader (3)

Lipoxygenase InhibitorsOrganoselenium CompoundsSulfonamides

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2015
2015
KURUMSAL YÖNETİMİN BIST ŞİRKETLERİNİN PERFORMANSLARINA ETKİSİNİN ARAŞTIRILMASI
Aim of this study is to investigate the impact of corporate governance practices on corporate performance. Sample of the study… 
Review
2014
Review
2014
GROUNDWATER RESOURCES IN BIST-DOAB REGION, PUNJAB, INDIA - AN OVERVIEW
An increase in groundwater stress in Bist-Doab region of Punjab due to increase in irrigation demand, domestic requirement and… 
2014
2014
An Integrated Approach to Augment the Depleting Ground Water Resource in Bist-Doab, Region of Punjab, India
Water is the most essential component for all the living things. Ground water is commonly used for drinking, domestic purposes… 
2014
2014
Reducing Test Power and Improving Test Effectiveness for Logic BIST
Excessive power dissipation is one of the major issues in the testing of VLSI systems. Many techniques are proposed for scan test… 
2009
2009
A BIST TPG for Low Power Dissipation and High Fault Coverage
This paper presents a low hardware overhead test pattern generator (TPG) for scan-based built-in self-test (BIST) that can reduce… 
2008
2008
A novel linear histogram BIST for ADC
This paper proposes a novel histogram BIST scheme for ADC static testing. For a monotonic ADC, the out codes have an approximate… 
2005
2005
Low-power test pattern generator design for BIST via non-uniform cellular automata
  • H. KiliçL. Oktem
  • IEEE VLSI-TSA International Symposium on VLSI…
  • 2005
  • Corpus ID: 16211979
An efficient low-power test pattern generator (TPG) design for built-in self-test (BIST) is introduced. The approach uses the non… 
1993
1993
Design verification techniques for system level testing using ASIC level BIST implementations
Requirements and design verification techniques for system level testing using BIST implementations in ASICs are discussed. A… 
1990
1990
Migration, a spatial perspective : (a case study of Bist Doab-Punjab)
1985
1985
Built-In Self-Test Trends in Motorola Microprocessors
The first built-in self-test feature in a Motorola sidered a ¿wart¿ until a RAM test application recast it as a ¿ feature… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)