Memory dependence prediction

Memory dependence prediction is a technique, employed by high-performance out-of-order execution microprocessors that execute memory access… (More)
Wikipedia

Topic mentions per year

Topic mentions per year

1995-2017
02419952017

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2014
Highly Cited
2014
The performance of direct model predictive control (MPC) with reference tracking and long prediction horizons is evaluated… (More)
  • figure 1
  • table I
  • figure 2
  • table II
  • figure 3
Is this relevant?
2008
2008
We studied the problem of optimizing the performance of a DSS for churn prediction. In particular, we investigated the beneficial… (More)
  • figure 1
  • figure 2
  • figure 3
  • table 1
  • table 2
Is this relevant?
2006
2006
Allowing loads to issue out-of-order with respect to earlier unresolved store addresses is very important for extracting… (More)
  • figure 1
  • figure 2
  • figure 4
  • figure 3
  • figure 5
Is this relevant?
2002
2002
Memory dependence prediction allows out-of-order issue processors to achieve high degrees of instruction level parallelism by… (More)
Is this relevant?
2002
2002
ÐWe observe that typical programs exhibit highly regular read-after-read (RAR) memory dependence streams. To exploit this… (More)
Is this relevant?
2002
2002
Memory dependence prediction allows out-of-order issue processors to achieve high degrees of instruction level parallelism by… (More)
  • figure 1
  • figure 3
  • figure 2
  • figure 5
  • figure 4
Is this relevant?
2000
2000
We identify that a set of multimedia applications exhibit highly regular read-after-read (RAR) and read-after-write (RAW) memory… (More)
  • figure 1
  • table 2.1
  • figure 2
  • figure 3
  • figure 4
Is this relevant?
1999
1999
<italic>We identify that typical programs exhibit highly regular read-after-read (RAR) memory dependence streams. We exploit this… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table 5.1
Is this relevant?
Highly Cited
1998
Highly Cited
1998
For maximum performance, an out-of-order processor must issue load instructions as early as possible, while avoiding memory-order… (More)
  • table 2.1
  • table 3.1
  • figure 3.1
  • figure 5.1
  • figure 5.4
Is this relevant?
1998
1998
As the existing techniques that empower the modern high-performance processors are being refined and as the underlying technology… (More)
  • figure 1.1
  • figure 1.2
  • table 1.1
  • table 1.2
  • table 1.3
Is this relevant?