Skip to search formSkip to main contentSkip to account menu

MIPS-X

MIPS-X is a microprocessor and instruction set architecture developed as a follow-on project to the MIPS architecture at Stanford University by the… 
Wikipedia (opens in a new tab)

Related topics

Related topics

11 relations
DVD playerDelay slotDigital videoEmbedded system

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2009
2009
Rules Apply Code Density Concerns for New Architectures
Reducing a program’s instruction count can improve cache behavior and bandwidth utilization, lower power consumption, and… 
Review
1998
Review
1998
An Overview of the MIPS-XMP Project
MIPS-X-MP is a research project whose end goal is to build a sma.lI (workstation-sized) multiprocessor with a total throughput of… 
1994
1994
Formal verification of a 32-bit pipelined RISC processor
Designing a microprocessor is a significant undertaking. Modern RISC processors are no exception. Although RISC architectures… 
1993
1993
Specialized Caches To Improve Data Access Performance
High performance processor organizations place large demands on the data memory hierarchy. The data bandwidth requirements of a… 
1992
1992
A CRegs implementation study based on the MIPS-X RISC processor
Most high-performance computers use registers to store program variables and temporaries for fast access, but many variables… 
1988
1988
The Design and Testing of MIPS-X
MIPS-X is a high performance RISC microprocessor that can run with a peak throughput of 16 MIPS. The design began in the spring… 
1987
1987
MIPS-X: the external interface
MIPS-X is a 20-MIPS-peak VLSI processor designed at Stanford University. This document describes the external interface of MIPS-X… 
1986
1986
MIPS-X instruction set and programmer''s manual
MIPS-X is a high performance second generation reduced instruction set microprocessor. This document describes the visible… 
Review
1986
Review
1986
An overview of the MIPS-X-MP project
MIPS-X-MP is a research project whose end goal is to build a small (workstation-sized) multiprocessor with a total throughput of… 
1986
1986
LISP on a reduced-instruction-set-processor
Abstract : We ported the Portable Standard Lisp compiler to MIPS-X, a reduced-instruction-set processor. In this paper we report… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)