Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 236,451,137 papers from all fields of science
Search
Sign In
Create Free Account
Instruction register
Known as:
IR
In computing, an instruction register (IR) is the part of a CPU's control unit that holds the instruction currently being executed or decoded. In…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
15 relations
Central processing unit
Computer hardware
Control unit
DLX
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2019
2019
Implementation of 32-Bit RISC Processor using Reversible Gates
M. Sharma
,
J. Choudhary
2019
Corpus ID: 202770985
2012
2012
Direct Drive, Multiplex and Passive Matrix
K. Blankenbach
,
Andreas Hudak
,
M. Jentsch
Handbook of Visual Display Technology
2012
Corpus ID: 30374603
2012
2012
Implementation of RISC System in FPGA
Amit Kumar
,
Prashant Singh Tomar
,
R. Jain
2012
Corpus ID: 12955335
— This paper represents the combination of Reduced Instruction Set Computer (RISC) system using VHDL and implement. This paper…
Expand
2010
2010
iMajik: Making 1149.1 TAPs disappear and reappear in SoCs and 3D packages
C. J. Clark
IEEE VLSI Test Symposium
2010
Corpus ID: 19186499
The paper introduces a new protocol using just the TCK and TMS to transmit address and data called iMajik. iMajik is a method…
Expand
2004
2004
Hinfinity control of ship steering
Xingcheng Wang
,
Ying Ren
IEEE Conference on Robotics, Automation and…
2004
Corpus ID: 11719399
2003
2003
Instruction decoding
M. J. Flynn
2003
Corpus ID: 61718026
The execution of an instruction in a standard digital computer occurs in three or four phases: 1. Fetching the instruction from…
Expand
1998
1998
The Impact of Merging Academic Libraries and Computer Centers on User Services
Steven J. Herro
1998
Corpus ID: 62644127
1990
1990
Complete self-test architecture for a coprocessor (cryptography)
Thomas M. Schwair
,
H. Ritter
Proceedings. International Test Conference
1990
Corpus ID: 206676667
A combination of a firmware-based and a hardware-based self-test architecture is chosen for the complete test of a coprocessor…
Expand
1986
1986
An instruction cache design for use with a delayed branch
A. Pleszkun
,
M. Farrens
1986
Corpus ID: 61008041
_ In this paper, we present the design ofan instruction cache for a machine that uses an "extended-" version of the delayed…
Expand
1976
1976
The Reading Instruction Register.
J. Downing
1976
Corpus ID: 60393022