Instruction pipelining

Known as: Superpipelined, Pipelined CPU, Pipeline stalls 
Instruction pipelining is a technique that implements a form of parallelism called instruction-level parallelism within a single processor. It… (More)
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2014
2014
As complementary metal-oxide-semiconductor technologies enter nanometer scales, microprocessors become more vulnerable to… (More)
  • table I
  • figure 1
  • figure 3
  • figure 5
  • figure 4
Is this relevant?
2004
2004
HDLDLX is a graphically described VHDL model of 5-stage integer pipeline of well known DLX processor. It can be used as a… (More)
  • figure 1
  • figure 2
  • table 1
  • table 2
Is this relevant?
Highly Cited
2002
Highly Cited
2002
The impact of pipeline length on the performance of a microprocessor is explored both theoretically and by simulation. An… (More)
  • figure 1
  • figure 3
  • figure 2
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2002
Highly Cited
2002
In a circuit environment that is becoming increasingly sensitive to dynamic power dissipation and noise, and where cycle time… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
1999
Highly Cited
1999
Predicting the execution time of code se gm nts in real-time systems is c hallenging. Most recently designed machines contain… (More)
  • figure 1
  • figure 2
  • figure 3
  • table 1
  • table 2
Is this relevant?
1996
1996
This paper presents the ARAS simulator with which asynchronous instruction pipelines can be modelled, simulated and displayed… (More)
  • figure 5
Is this relevant?
Highly Cited
1995
Highly Cited
1995
Recently designed machines contain pipelines and cac hes. While both features pr ovide significant performance advantages, they… (More)
  • figure 1
  • figure 2
  • table 1
  • table 2
  • figure 4
Is this relevant?
Highly Cited
1993
Highly Cited
1993
The calculation of worst case execution time (WCET) is a fundamental requirement of almost all scheduling approaches for hard… (More)
  • figure 1
  • figure 2
  • figure 3
  • table 1
  • table 2
Is this relevant?
1993
1993
The breakthrough of pipelined microprocessors has brought about a need to teach instruction pipelining in electrical and computer… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
Is this relevant?
1989
1989
SIMP is a novel multiple instruction-pipeline parallel architecture. It is targeted for enhancing the performance of SISD… (More)
  • figure 2
  • figure 3
Is this relevant?