Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Input/output base address

Known as: Input Output Base Address, PC I/O addressing, PC input/output 
In the x86 architecture, an input/output base address is the first address of a range of consecutive read/write addresses that a device uses on the… Expand
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2020
2020
Abstract Getting the accurate firmware base address is not only the prerequisite for disassembling firmware correctly, but also… Expand
Is this relevant?
2012
2012
Real-time systems are subject to timing constraints, whose upper bound is given by the Worst-Case Execution Time (WCET). Cache… Expand
  • table I
  • figure 1
  • figure 3
  • figure 5
  • figure 8
Is this relevant?
2010
2010
The invention relates to a device (10) for filling and closing containers, in particular different types of pharmaceutical… Expand
Is this relevant?
2009
2009
While caches are essential to reduce execution time and power consumption, they complicate the estimation of the Worst-Case… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2008
2008
In this paper, a new open-source library of fluid power models is introduced. The intent of the library is to formally collect… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2006
2006
Vulnerabilities such as buffer overflows exist in some programs, and such vulnerabilities are susceptible to address injection… Expand
  • figure 1
  • figure 4
  • figure 3
  • figure 5
  • table 1
Is this relevant?
2002
2002
Case-based reasoning (CBR) systems solve new problems by retrieving stored prior cases, and adapting their solutions to fit new… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
Is this relevant?
Highly Cited
1998
Highly Cited
1998
Many cache misses in scientific programs are due to conflicts caused by limited set associativity. We examine two compile-time… Expand
  • table 1
  • table 2
  • figure 15
  • figure 12
  • figure 14
Is this relevant?
Highly Cited
1994
Highly Cited
1994
The impact of cache interferences on program performance (particularly numerical codes, which heavily use the memory hierarchy… Expand
Is this relevant?
Highly Cited
1993
Highly Cited
1993
To reduce conflict misses, this technique, the data layout in a cache is adjusted by copying array files into temporary arrays… Expand
  • figure 3
  • figure 5
  • figure 6
Is this relevant?