Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Holding current (electronics)

Known as: Holding current 
The holding current (hypostatic) for electrical, electromagnetic and electronic devices is the minimum current which must pass through a circuit in… Expand
Wikipedia

Related topics

Related topics

5 relations

Broader (1)

Power electronics
Silicon controlled rectifierSpark-gap transmitterTRIACThyristor

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2015
2015
Pulse-induced crystallization in phase-change memories under set and disturb conditions
We introduce a new technique to study the crystallization process in phase-change memory. By this technique, crystallization is… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 6
  • figure 4
2015
2015
Design and Characterization of a High-Precision Digital Electromagnetic Actuator with Four Discrete Positions
A high-precision planar digital electromagnetic actuator with two displacement directions and four discrete positions is… Expand
  • figure 1
  • table 1
  • figure 2
  • table 2
  • figure 3
2009
2009
New design method of low power over current protection circuit for low dropout regulator
In this paper, a low power current protection circuit implemented in LDOs is presented. The proposed circuit, designed in 0.35µm… Expand
  • figure 1
  • figure 3
  • figure 2
  • figure 4
  • figure 7
Highly Cited
2007
Highly Cited
2007
Unemployment and Psychological Well-Being
Who records the largest drops in life satisfaction when they move into unemployment? Do men experience a larger drop in life… Expand
2004
2004
Time- and voltage-dependent currents in locust ocellar L-neurones
Summary1.Current-clamp and voltage-clamp experiments were performed on L-neurones in the median ocellar nerve of locusts (Locusta… Expand
  • figure 21
  • figure 3
  • figure 4
  • figure 5
  • figure 6
Highly Cited
2002
Highly Cited
2002
High Holding Current SCRs (HHI-SCR) for ESD protection and latch-up immune IC operation
This paper presents a novel SCR for power line and local I/O ESD protection. The HHI-SCR exhibits a dual ESD clamp characteristic… Expand
  • figure 1
  • figure 3
  • figure 2
  • figure 5
  • figure 4
2001
2001
Dynamic and Static Characteristics of MOS Thyristors Irradiated with Electrons
The results of development and manufacture of MOS controlled thyristors (MCT) are presented. Static and dynamic characteristics… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 6
1989
1989
A computer-aided GTO model for power electronic circuit design
A model is presented of the gate-turn-off thyristor (GTO), which can be matched to measured data and incorporated in the SPICE… Expand
  • figure 1
  • figure 2
  • table I
  • figure 11
1984
1984
Temperature dependence of latchup in CMOS circuits
Measurements of the temperature dependence of holding current in bulk CMOS devices indicate that a substantial improvement in… Expand
  • table I
  • figure 1
  • figure 3
  • figure 4
  • figure 2
1984
1984
Latchup model for the parasitic p-n-p-n path in bulk CMOS
  • R. Fang, J. Moll
  • IEEE Transactions on Electron Devices
  • 1984
    • Corpus ID: 36024645
The inherent parasitic bipolar transistors and p-n-p-n paths in monolithic CMOS circuits can be undesirably triggered into the… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 5
  • figure 4
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy, Terms of Service, and Dataset License
ACCEPT & CONTINUE