Skip to search formSkip to main contentSkip to account menu

Ground bounce

Known as: VCC Sag, VDD Sag 
In electronic engineering, ground bounce is a phenomenon associated with transistor switching where the gate voltage can appear to be less than the… 
Wikipedia (opens in a new tab)

Related topics

Related topics

11 relations
Additive white Gaussian noiseElectronic engineeringFailure of electronic componentsFlip-flop (electronics)

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2010
2010
Variations in mechanisms of selective area growth of GaN on nano-patterned substrates by MOVPE
The growth behaviour of GaN selective area growth (SAG) by MOVPE on two types of nano-patterned GaN substrates has been… 
2009
2009
Analysis and reduction of ground bounce noise and leakage current during mode transition of stacking power gating logic circuits
Power gating is an effective method to reduce leakage current in logic circuits during sleep mode. However, conventional power… 
2008
2008
Layout-Aware Transition-Delay Fault Pattern Generation with Evenly Distributed Switching Activity
As chip integration continues to increase and technology scaling is forcing the operating voltage to decrease, modern designs… 
2008
2008
Controlling Ground Bounce Noise in Power Gating Scheme for System-on-a-Chip
Conventional power gating techniques for minimizing leakage currents introduce ground bounce noise during power mode transition… 
2007
2007
A power gating scheme for ground bounce reduction during mode transition
Power gating is an effective method to reduce leakage power during the circuit sleep mode; however, it introduces the ground… 
2004
2004
Influence of the power supply on the radiated electromagnetic emission of integrated circuits
2003
2003
Ground bounce
A nalogies, rules of thumb, and folk wisdom are powerful tools in the arsenal of an engineer or designer. I have found these… 
1999
1999
An Improved Ground Bounce-Free Output Buffer
In this paper, we propose an improved ground bounce-free output buffer. In order to reduce the ground bounce voltage, we suggest… 
1999
1999
Test generation for ground bounce in internal logic circuitry
Ground bounce in internal circuitry is becoming an important design validation and test issue. In this paper a new circuit model… 
1991
1991
Ground bounce and reduction techniques (CMOS VLSI)
  • T. Gabara
  • [] Proceedings Fourth Annual IEEE International…
  • 1991
  • Corpus ID: 62469157
VLSI has progressed to reduce the minimum design feature and reduce delay. However, when CMOS circuits rapidly charge or… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)