Zero-aliasing space compaction of test responses using multiple parity signatures

@article{Chakrabarty1998ZeroaliasingSC,
  title={Zero-aliasing space compaction of test responses using multiple parity signatures},
  author={Krishnendu Chakrabarty and John P. Hayes},
  journal={IEEE Trans. VLSI Syst.},
  year={1998},
  volume={6},
  pages={309-313}
}
We present a parity-based space compaction technique that eliminates aliasing for any given fault model. The test responses from a circuit under test with a large number of primary outputs are merged into a narrow signature stream using a multiple-output parity tree. The functions realized by the different outputs of the compactor are determined by a procedure that targets the desired fault model. Experimental results for the ISCAS-85 benchmarks show that zero aliasing of single stuck-line… CONTINUE READING
Highly Cited
This paper has 17 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.
10 Citations
11 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 10 extracted citations

References

Publications referenced by this paper.
Showing 1-10 of 11 references

Test response compaction for built-in self testing

  • K. Chakrabarty
  • Ph.D. dissertation, Comput. Sci. Eng. Program…
  • 1995
1 Excerpt

On the generation of test patterns for combinational circuits

  • H. K. Lee, D. S. Ha
  • Dep. Elect. Eng., Virginia Polytech. Inst. State…
  • 1993

A neutral netlist of 10 combinational benchmark circuits and a target simulator in Fortran

  • F. Brglez, H. Fujiwara
  • Proc. 1985 Int. Symp. Circuits Syst. (ISCAS…
  • 1985
1 Excerpt

Similar Papers

Loading similar papers…